

TUGAS AKHIR

PERENCANAAN DAN PEMBUATAN ALAT PENGUKUR TEKANAN DARAH DIGITAL BERBASIS MK AT89S51



Disusun Oleh:
OKTAVIANTO
03.52.010



**KONSENTRASI TEKNIK ENERGI LISTRIK
JURUSAN TEKNIK ELEKTRO D-III
FAKULTAS TEKNOLOGI INDUSTRI
INSTITUT TEKNOLOGI NASIONAL MALANG
Maret 2007**

LEMBAR PERSETUJUAN
TUGAS AKHIR
PERENCANAAN DAN PEMBUATAN ALAT PENGUKUR
TEKANAN DARAH DIGITAL BERBASIS MK AT89S51



Disusun Oleh :
Oktavianto
0352010



Diperiksa dan Disetujui
Dosen Pembimbing

(Bambang Prio H,ST, MT)

KONSENTRASI TEKNIK ENERGI LISTRIK
JURUSAN TEKNIK ELEKTRO D-III
FALKUTAS TEKNOLOGI INDUSTRI
INSTITUT TEKNOLOGI NASIONAL MALANG
2007

ABSTRAK

“ Perencanaan Dan Pembuatan Alat Pengukur Tekanan Darah Digital Berbasis MK 89S51” Oktavianto, 0352010, Tugas Akhir, Teknik Energi Listrik DIII, institut Teknologi Nasional Malang. Pembimbing Bambang Prio Hartanto, ST, MT.

Pada manusia normalnya range kondisi tekanan darah systole 120 mmHg dan nilai diastole 80 mmHg. Untuk mempermudah mengetahui nilai tersebut di buat alat pengukur tekanan darah digital. Alat ini menggunakan sensor kondensor sebagai pembangkit frekwensi yang sangat kecil. Selain itu juga menggunakan sensor LDR, yaitu sebuah transduser yang mengubah intensitas cahaya menjadi besaran listrik. Nilai yang di hasilkan dari alat ini berupa nilai systole dan diastole dengan keterangan yang muncul beberapa saat dari nilai tersebut, sehingga kita dapat mengetahui masuk dalam kategori manakah nilai tekanan darah orang yang kita ukur. Kelebihan dari alat ini adalah dapat mengukur nilai tekanan dengan keakuratan yang besar di banding menggunakan pengukur analog. Perancangan alat ukur tekanan darah di atas menyangkut pembuatan simulasi, menggunakan MK AT89S51, dan pembuatan sensor suara untuk mendeteksi denyut jantung. Tujuannya pembuatan alat ukur ini agar dapat di gunakan dengan mudah oleh para pengukur tekanan darah dan mengurangi kesalahan dari pengukur analog.

Alat ukur yang di gunakan untuk mendeteksi suara dalam frekwensi yang sangat rendah menggunakan kondensor yang kemudian dikuatkan agar dapat di baca oleh MK 89S51. Untuk menentukan besarnya nilai menggunakan LDR yang kemudian nilai out putan di konversikan oleh ADDA PCF 8591 agar dapat diproses oleh MK 89S51 sebagai pengolah data yang kemudian di tampilkan oleh LCD. LCD yang di gunakan type M1632.

Dari studi yang di lakukan didapat keterangan klasifikasi tekanan darah orang dewasa, data ini di gunakan untuk menentukan dalam kategori mana nilai orang yang di ukur. Perencanaan pembuatan alat ini di antaranya merancang sensor I untuk mendeteksi suara agar dapat di olah oleh mikrokontroler. Selain itu merencanakan sensor II untuk menentukan berapa besar nilainya yang kemudian di masukkan ke dalam mikrokontroler setelah di konversi oleh ADDA. Pembuatan simulasi alat pengukur tekanan darah digital ini berpedoman pada alat pengukur tekanan darah analog dengan mengetahui cara kerjanya yang kemudian di konversikan kedalam bentuk digital. Penggunaan mikrokontroler AT89S51 menggunakan yaitu bahasa assembly. Perencanaan sensor suara untuk mendeteksi denyut jantung menggunakan kondensor dengan out putan sebesar 0.015 volt yang kemudian di kuatkan menjadi 3 volt agar dapat di terima oleh mikrokontroler setelah melalui proses pentriggeran.

Kata Kunci : LDR, LCD, MK AT89S51, ADDA PCF 8591, Tekanan Darah, sensor.

persnikahan

Puji dan syukur ku ucapkan ke hadirat Allah SWT atas
Rahmat, Hidayah, Karunia serta Perlindungan-Nya. Serta
Sholawat dan Salam haturkan kepada Nabi Muhammad
SAW, atas berkahnya kita semua menjadi orang yang beriman.

Dalam penutupan laporan tugas akhir ini banyak sekali hambatan dan rintangan yang saya
hadapi, tanpa bantuan dari pihak luar mungkin laporan ini tidak akan dapat terselesaikan. Dalam
keempatan ini begini ku ucapkan terima kasih kepada:

Keluargaku khususnya Kedua orang tua dan adikku
yang tak henti-hentinya memberi bantuan, baik doa maupun
materi yang sangat penting bagiku dan tidak mungkin ku
laksanakan sendiri.

Konsep-konsep dan teori-teori yang digunakan dalam perjuangan deny,
dan rencana-rencana untuk mengimplementasikan proses pelaksanaan
tugas akhir ini. Maka ini merupakan sumber yang sangat penting, genteng,
jurnal, buku, dan lain-lain yang telah membantu deny dalam kesibukan ku
seapikan terimakasih yang sebesar-besarnya kepada semua sumber yang telah membantu deny dalam
proses ini.

Terima kasih yang sebesar-besarnya kepada orang-orang yang telah membantu deny
dalam proses ini, baik itu secara langsung maupun tidak langsung. Terima kasih
juga kepada semua yang telah membantu deny.

Terima kasih kepada orang-orang yang telah membantu deny dalam proses ini, baik itu secara langsung maupun tidak langsung. Terima kasih
juga kepada semua yang telah membantu deny.

Terima kasih kepada orang-orang yang telah membantu deny dalam proses ini, baik itu secara langsung maupun tidak langsung. Terima kasih
juga kepada semua yang telah membantu deny.

Terima kasih kepada orang-orang yang telah membantu deny dalam proses ini, baik itu secara langsung maupun tidak langsung. Terima kasih
juga kepada semua yang telah membantu deny.

Terima kasih kepada orang-orang yang telah membantu deny dalam proses ini, baik itu secara langsung maupun tidak langsung. Terima kasih
juga kepada semua yang telah membantu deny.

Terima kasih kepada orang-orang yang telah membantu deny dalam proses ini, baik itu secara langsung maupun tidak langsung. Terima kasih
juga kepada semua yang telah membantu deny.

KATA PENGANTAR

Puji syukur ke hadirat Tuhan Yang Maha Esa atas rahmat yang telah di berikan kepada saya sehingga saya dapat menyelesaikan penyusunan laporan Tugas Akhir dengan judul “ Pencanaan Dan Pembuatan Alat Pengukur Tekanan Darah Digital Berbasis Mikrokontroler AT89S51 “. Tugas akhir ini di susun untuk memenuhi syarat kelulusan untuk memperoleh gelar Ahli Madya Teknik Elektro Konsentrasi Energi Listrik Institut Teknologi Nasional Malang.

Dalam penyusunan laporan tugas akhir ini banyak sekali pengalaman dan pelajaran yang saya dapatkan, terutama dari dosen pembimbing yang telah banyak sekali meluangkan waktunya. Oleh sebab itu dengan terselesaikannya Tugas Akhir ini, saya mengucapkan terimakasih kepada semua pihak yang telah membantu penyusunan laporan Tugas Akhir ini. Secara khusus penyusun mengucapkan terima kasih kepada :

1. Bapak Prof.Ir Abraham Lomi, MSEE, selaku rector Institut Teknologi Nasional Malang.
2. Bapak Ir Mochtar Asroni, MSME, selaku Dekan Fakultas Teknik Idustri Institut Teknologi Nasional Malang.
3. Bapak Ir Made Wartana, MT, selaku Wakil Dekan 1 Faakultas Teknik Industri Institut Teknologi Nasional Malang.
4. Bapak Ir Choirul Shaleh, MT, selaku Ketua Jurusan Teknik Elektro DIII Institut Teknologi Nasional Malang.

5. Bapak Bambang Prio H, ST, MT, selaku dosen pembimbing yang penuh hikmah dan kesabaran dalam membimbing.
6. Orang tua serta saudar – saudara saya yang telah memberikan dukungan baik materi maupun dukungan dalam doa.
7. Semua teman – teman yang membantu dalam pembuatan Tugas Akhir ini hingga terselesaikannya Tugas Akhir ini.

DAFTAR ISI

LEMBAR PERSETUJUAN	i
ABSTRAK	ii
KATA PENGANTAR	iii
DAFTAR ISI	v
DAFTAR GAMBAR	viii
DAFTAR TABEL	x
BAB I. PENDAHULUAN	1
1.1 Latar Belakang	1
1.2 Rumusan Masalah	2
1.3 Tujuan	2
1.4 Batasan Masalah	3
1.5 Metodologi Penelitian	3
1.6 Sistematika Penulisan	4
BAB II. TEORI PENUNJANG.....	5
2.1 Jantung	5
2.2 Tekanan Darah	5
2.3 Sensor 1	6
2.3.1 Kondensor	6
2.3.2 Pre Amplifier	7
2.3.3 Komparator Regeneratif.....	7
2.4 Sensor 2.....	8

2.4.1 LDR	8
2.5 ADDA PCF 8591	9
2.6 Mikrokontroler AT89S51	10
2.6.1 Fungsi Pin AT89S51	12
2.6.2 Organisasi Memori Mikrokontroler AT89S51	14
2.6.3 SFR (Spesial Fungsi Register)	16
2.6.4 Sistem Interupsi	19
2.6.5 Reset	19
2.7 LCD (Liquid Cristal Display)	20
BAB III. METODOLOGI PENELITIAN	22
3.1 Studi Literatur	22
3.2 Perencanaan dan Pembuatan Alat	23
3.3 Perencanaan Rangkaian ADDA PCF 8591	27
3.4 Mikrokontroler AT89S51	28
3.5 Sistem Pewaktuan Mikrokontroler	29
3.6 Perencanaan Sensor Sistole Diastole Persatuan Waktu	30
3.7 Perencanaa sensor Jumlah Denyut Persatuan Waktu	30
3.8 Perencanaan LCD	31
3.9 Pengujian Sensor	35
3.9.1 Tujuan	35
3.9.2 Peralatan yang Digunakan	35
3.9.3 Hasil pengujian sensor suara	35
3.9.4 Anilisis pengujian	36

BAB IV. PENGUJIAN ALAT DAN ANALISIS	37
4.1 Pengujian Sistem Secara Keseluruhan	37
4.1.1 Peralatan Yang Digunakan	37
4.1.2 Prosedur Pengujian	37
4.1.3 Hasil Pengujian	37
4.2 Pengujian Alat Keseluruhan Pada Pengukuran Tekanan Darah	38
4.3 Data Percobaan Alat	39
4.4 Analisa Pengujian	39
BAB V. PENUTUP	41
5.1 Kesimpulan	41
5.2 Saran	42
DAFTAR PUSTAKA	43

DAFTAR GAMBAR

No	Keterangan Gambar	Hal
1	Rangkaian Kondensor	7
2	Op – Amp Lm 386	7
3	Schimit Trigger	8
4	Rangkaaian LDR	8
5	Pin ADDA PCF 8591	9
6	Diagram Blok AT89S51	11
7	Konfigurasi Pin AT89S51	12
8	Rangkaian Pewaktuan Dengan Osilator Internal	13
9	Struktur Memori MCS – 51	15
10	RAM AT89S51	16
11	Special Fungtion Register AT89S51	18
12	Rangkaian Power On Reset	20
13	Pin LCD	21
14	Blok Diagram	23
15	Rangkaian Sensor	24
16	Rangkaian LDR	26
17	Rangkaian ADDA PCF 8591	28
18	Rangkaian – Rangkaian Mikrokontroler AT89S51	29
19	Rangkaian Pewaktuan	30
20	Rangkaian LCD	31

21	Diagaram Alir Program	34
22	Hasil Pengujian Sensor Suara Analog Pada Osiloskop dengan Volt/DIV adalah V/DIV	35
23	Hasil Pengujian Sensor Suara Digital Pada Osiloskop dengan Volt/DIV adalah V/DIV	35
24	Hasil Pengujian Alat Pengukur Tekanan Darah	38

DAFTAR TABEL

No	Keterangan Tabel	Hal
1.	Fungsi PIN ADDA PCF 8591	10
2.	Pengaturan RSO – RSI Bank Register	16
3.	Special Fungsi Register	17
4.	Alamat Sumber Interupsi	19
5.	Fungsi Terminal	21
6.	Klasifikasi Tekanan Darah Orang Dewasa	23
7.	ata Percobaan Alat	39
8.	Rangkaian Perhitungan Persentase Kesalahan	40

BAB I

PENDAHULUAN

1.1 Latar Belakang

Sebagian besar instrumen - instrumen medis di rumah sakit umum digunakan untuk mengukur keluhan - keluhan dari si pasien. Misalnya di rumah sakit tertentu mengukur tekanan darah tetapi penggunaan alat pengukurannya masih bersifat manual sehingga ke efektifan dalam pengukurannya masih kurang. Dalam hal ini tekanan darah sangat bermanfaat bagi seorang dokter untuk menentukan penyakit - penyakit yang mungkin di derita oleh seorang pasien. Dengan adanya perkembangan teknologi yang semakin maju dan modern, teknologi tercipta untuk membantu meringankan pekerjaan manusia.

Pada manusia normalnya range kondisi tekanan darah Diastole 80 mmHg dan kondisi systole 120 mgHg. Untuk dapat mendukung alat ini kami menggunakan mikrokontroler AT89S51, terlihat bahwa mikrokontroler AT89S51 memiliki banyak fitur yang menguntungkan. Dipakainya *downloadable flas memori* memungkinkan mikrokontroler ini bekerja sendiri tanpa di perlukan tambahan *chip* lainnya. Sementara *flash memorynya* mampu di program hingga seribu kali.

Sensor yang di pakai ialah berupa kondensor yang di gunakan sebagai pembangkit frekwensi yang sangat kecil. Kondensor merupakan suatu mikropone yang mengkorversi gelombang suara ke dalam sinyal listrik. Yang nantinya akan di kuatkan oleh Amplifier. Selain itu alat ini juga menggunakan sensor LDR, yaitu

sebuah transduser yang mengubah intensitas cahaya menjadi besaran listrik dengan perubahan resistansinya.

1.2 Rumusan Masalah

Dengan melihat dan memperhatikan latar belakang dari perancangan tekanan darah di atas maka di dapat rumusan masalah sebagai berikut :

1. Bagaimana pembuatan simulasi untuk pembuatan pengukuran tekanan darah ?
2. Bagaimana menggunakan mikrokontroler ATMEGA 851 yang digunakan untuk mengontrol semua instrumen ?
3. Bagaimana merencanakan dan membuat sensor suara untuk mendeteksi denyut jantung ?

1.3 Tujuan

Tujuan penulisan untuk membuat alat pengukur tekanan darah secara digital agar dapat digunakan dengan mudah oleh para pengguna atau para medis dalam pengukuran tekanan darah sehingga dapat mengurangi kesalahan pengukuran yang dilakukan dengan menggunakan peralatan yang masih bersifat manual.

1.4 Batasan Masalah

Agar permasalahan yang akan dibahas ini lebih terarah, maka tugas akhir ini dibatasi hanya pada hal – hal berikut :

1. Hal – hal yang akan diperhatikan dan dipantau adalah tekanan darah pasien normal.
-

2. Kurang mendetail membahas tentang frekuensi.
3. Penguatan yang digunakan adalah LM386, di gunakan untuk menguatkan tegangan sebesar 200 kali dari tegangan semula.

*mengapa
mengalokasikan
100*

1.5 Metodologi Penelitian

Metode penelitian atau langkah – langkah yang dilakukan untuk menyelesaikan tugas akhir ini, dapat dilalui melalui tahapan – tahapan sebagai berikut :

1. Survei literature yang mempelajari teori – teori yang berkaitan mengenai cara kerja komponen – komponen yang digunakan dalam perancangan dan pembuatan alat pengukur tekanan darah digital berbasis MK AT89S51.
2. Perancangan dan pembuatan alat untuk mengaplikasikan pada sebuah alat dari dasar – dasar teori penunjang.
3. Pelaksanaan uji coba alat dari hasil perancangan dan pembuatan alat pengukur tekanan darah dengan tampilan LCD berbasis MK AT89S51.
4. Penyusunan laporan menyimpulkan hasil perancangan dan pembuatan alat.

1.6 Sistematika Penulisan

Pada penulisan tugas akhir ini, ditulis sedemikian rupa sehingga diperoleh hubungan yang jelas antara bagian yang satu dengan bagian yang lainnya, maka diperlukan sistematika penulisan sebagai berikut :

- Bab I : Merupakan pendahuluan yang berisi tentang latar belakang permasalahan, tujuan, metodologi pembahasan dan sistematika penulisan.
- Bab II : Membahas teori penunjang yang membahas teori dasar tentang mikrokontroler dan teori dasar tentang peralatan elektronika pendukung lainnya dalam perancangan tugas akhir ini.
- Bab III : Membahas tentang Metodologi penelitian.
- Bab IV : Membahas tentang pengujian alat.
- Bab V : Merupakan bagian penutup yang berisi kesimpulan dan saran dari hasil tugas akhir ini.
-

BAB II

TEORI PENUNJANG

2.1 Jantung

Jantung dalam tubuh manusia berfungsi untuk memompa darah yang mengandung oksigen (O_2) ke seluruh sistem sirkulasi. Sistem sirkulasi ini terbentuk dari saluran – saluran pembuluh nadi (arteri), pembuluh balik (vena) dan pembuluh kapiler. Jantung secara fisis terdiri dari empat buah ruang, yaitu dua buah ruang serambi (atrium) dan dua buah bilik (ventrikel). Ruang ini diisi oleh darah pada saat ekspansi dan dikosongkan pada saat kontraksi. Terjadinya kontraksi pada dinding ventrikel ini dikenal dengan istilah *systole*, kemudian diikuti oleh proses ekspansi pada dinding ventrikel yang dikenal dengan istilah *diastole*, dan dilanjutkan dengan proses relaksasi. Setelah masa istirahat (relaksasi) kemudian jantung mengalami kembali *sistole* dan *diastole* begitu proses seterusnya.

2.2 Tekanan Darah

Dalam sistem sirkulasi darah, tekanan darah merupakan parameter yang sangat penting, karena selalu diperlukan untuk daya dorong mengalirnya darah di dalam pembuluh arteri, arteriola, kapiler dan sistem vena. Dengan adanya aktifitas jantung, maka terjadilah aliran darah dari pembuluh vena ke pembuluh arteri pada sistem sirkulasi tertutup.

Tekanan darah biasanya diukur secara tidak langsung menggunakan sfigmomanometer raksa / jarum dan metode dengar bunyi atau metode auskultasi.


Sebelum pengukuran dilakukan, pasien sebaiknya duduk beberapa menit dalam ruangan sepi pada kursi yang sandarannya nyaman. Tekanan pada saat bunyi pertama kali terdengar atau pada waktu jantung mengucup itulah tekanan darah sistolik (TDS = SBP = Systolic Blood Pressure), tekanan darah diastolik (TDD) ialah tekanan pada saat bunyi hilang atau pada saat jantung mengendor (fase V).

Tekanan darah sistolik dan diastolik pada orang dewasa sangat bervariasi yaitu berkisar antara 95 mmHg – 140 mmHg, tekanan ini dapat meningkat dengan bertambahnya usia. Di lain pihak tekanan diastolik berkisar antara 60 mmHg – 90 mmHg. Namun tekanan darah normal biasanya berkisar antara 120 mmHg untuk tekanan sistolik dan 80 mmHg untuk tekanan diastolik. Tekanan darah normal dipengaruhi oleh beberapa faktor antara lain usia, jenis kelamin, perjalanan waktu dalam sehari semalam yang membentuk perubahan tekanan darah.

2.3 SENSOR 1

2.3.1 Kondensor

Kondensor merupakan suatu mikropon yang mengkonversi gelombang suara ke dalam sinyal listrik. Sekat rongga yang bergetar menyebabkan suatu komponen listrik menghasilkan aliran arus keluaran pada suatu frekwensi yang sebanding gelombang suara itu. Out put dari kondensor berupa tegangan yang sangat rendah yang nantinya akan di kuatkan oleh amplifier.




Gambar 2.1 Rangkaian Kondensor

Sumber : Laporan Tugas Akhir, Andik Winanto, 2004

2.3.2 Pre Amplifier

Pada perancangan ini digunakan amplifier dengan seri LM 386, dimana Op-Amp ini digunakan dalam tegangan yang rendah, dan bisa juga di gunakan batrei sebagai sumber tegangannya, tegangan yang disupplynya sekitar 6V, hanya saja untuk Op-Amp ini di tambahkan kapasitor dan resistor pada kaki 1 dan 8 yang akan sangat kompetibel dengan penguatan yang dihasilkan antara 20 sampai 200 kali.



Gambar 2.2 Op-Amp LM 386


Sumber : www.national.com

2.3.3 Komparator Regeneratif (Schmitt Trigger)

Komparator regeneratif merupakan suatu rangkaian yang menunjukkan terjadinya histeresis, yaitu suatu perbedaan besar tegangan pindah pada saat tegangan masuk naik dan tegangan masuk turun. Komparator regeneratif ini juga memiliki input tegangan dengan batas maksimum yaitu UTL (upper trigger level)

sebesar 1.8V dan batas minimum yaitu LTL (lower trigger level) sebesar 1.0V yang berbentuk gelombang sinusoidal atau gelombang sembarang.

Salah satu kegunaan dari penyulut Schmitt Trigger adalah untuk mengubah tegangan yang berubah lambat menjadi bentuk gelombang keluaran yang berubah cepat bahkan sangat mendadak dan menghasilkan gelombang yang berbentuk persegi dari sinyal masukan yang sembarang atau sinusoidal.



Gambar 2.3 Trigger


Sumber : Sutanto - Rangkaian Elektronika

2.4 SENSOR 2

2.4.1 LDR

lalu pomen
padahal saat ini bukan apakah LDR cahaya LED terang atau redup?
mengapa?

LDR adalah suatu komponen yang peka terhadap cahaya. Di gunakan untuk mengemudikan sebuah rangkaian pada perubahan kekuatan cahaya Prinsip kerjanya yaitu apabila permukaan LDR terkena cahaya maka resistansinya akan berkurang dan apabila permukaannya di tutup, maka resistansinya akan lebih besar. Pencahayaan yang di gunakan adalah lampu LED, di mana LDR di sini di pakai dalam penentu putaran jarum pada jarum penunjuk tekanan darah.




Gambar 2.4 Rangkaian LDR

Sumber : Buku Pelajaran Elektronika Jilid 1, Erlangga, 1982

2.5 ADDA PCF 8591

ADDA merupakan Analog Input Output add-on board untuk 89C51 Development Tools DT51 menggunakan I²C-bus. DT51 I²C ADDA digunakan untuk mengubah sinyal analog menjadi digital atau sebaliknya. Spesifikasi yang dimiliki oleh DT51 I²C ADDA adalah :

1. Kompatibel penuh dengan 89C51 development Tools DT51.
2. Hanya perlu dua jalur kabel untuk interface dengan mikrokontroler.
3. Analog input 4 chanel 8 bit.
4. Digital output 1 chanel 8 bit.
5. Input range tegangan 0 V – 2,5 V.
6. Spesifikasi ADDA PCF 8591 adalah 10mV/bit.



Gambar 2.5 Pin ADDA PCF 8591

Sumber : www.datasheetarchive.com

Dengan rumus :

$$N = \frac{V_{Ain}}{2,5} \times 256$$

Tabel 2.1
Fungsi Pin ADDA PCF 8591

SYMBOL	PIN	DESCRIPTION
AIN0	1	analog inputs (A/D converter)
AIN1	2	
AIN2	3	
AIN3	4	
A0	5	hardware address
A1	6	
A2	7	
V _{SS}	8	negative supply voltage
SDA	9	I ² C-bus data input/output
SCL	10	I ² C-bus clock input
OSC	11	oscillator input/output
EXT	12	external/internal switch for oscillator input
AGND	13	analog ground
V _{REF}	14	voltage reference input
AOUT	15	analog output (D/A converter)
V _{DD}	16	positive supply voltage

2.6 Mikrokontroler AT89S51


Mikrokontroler AT89S51 merupakan salah satu produk buatan ATMEL. Adapun fitur kelebihan dari mikrokontroler ATMEL AT89S51 antara lain sebagai berikut :

1. 4K byte *Downloadable Flash Memori*
2. 256 byte RAM internal
3. 32 I/O yang dapat dipakai semua
4. 2 buah *Timer / Counter* 16 bit
5. *Programmable UART (serial port)*
6. *SPI Serial Interface*
7. *Programmable Watchdog Timer*
8. *Dual Data Pointer (DPTR)*
9. Frekuensi kerja 0 sampai 24 MHz
10. Tegangan operasi 2,7 sampai 6 volt

Terlihat bahwa mikrokontroler Atmel AT89S51 memiliki banyak fitur yang menguntungkan. Dipakainya *downloadable flash memori* memungkinkan mikrokontroler ini bekerja sendiri tanpa diperlukan tambahan *chip* lainnya. Sementara *flash* memorinya mampu diprogram hingga seribu kali. Hal lain yang menguntungkan adalah sistem pemrograman menjadi lebih sederhana dan tidak

memerlukan rangkaian yang rumit seperti rangkaian untuk memrogram produk Atmel yang lainnya yaitu AT89C51.

Adapun blok diagram dari mikrokontroler AT89S51 adalah sebagai berikut :



Gambar 2.6 Diagram Blok AT89S51
 Sumber: www.atmel.com

2.6.1 Fungsi Pin AT89S51

AT89S51 mempunyai pin sebanyak 40 pin dengan konfigurasi sebagai berikut:




Gambar 2.7 Konfigurasi Pin AT89S51

Sumber: www.atmel.com

Fungsi kaki-kaki AT89C51 adalah:

- Port 1 (Pin 1..8), berfungsi sebagai port I/O biasa.
- Pin 9 (RST), pulsa transisi dari rendah ke tinggi yang diumpankan ke pin RST akan mereset AT89C51. Pin ini dihubungkan dengan rangkaian power on reset.
- Port 3 (Pin 10..17), port paralel 8 bit dua arah yang memiliki fungsi pengganti. Fungsi pengganti meliputi TXD (Transmit Data), RXD (Receive Data), $\overline{INT0}$ (Interrupt 0), $\overline{INT1}$ (Interrupt 1), T0 (Timer 0), T1 (Timer 1), \overline{WR} (Write), \overline{RD} (Read). Apabila fungsi pengganti tidak digunakan, pin-pin ini dapat digunakan sebagai port I/O biasa.
- Pin 18 (XTAL1), merupakan pin masukan ke rangkaian osilator internal. Osilator kristal dan sumber osilator luar dapat digunakan.
- Pin 19 (XTAL2), merupakan pin masukan ke rangkaian osilator internal. Pin ini dipakai bila menggunakan osilator kristal.



Gambar 2.8 Rangkaian Pewaktuan dengan Osilator Internal

Sumber: www.atmel.com

- Pin 20 (*Ground*), dihubungkan ke V_{ss} atau *ground*.
- Port 2 (Pin 21..28), port paralel 8 bit dua arah, dapat digunakan sebagai *port I/O* 8 bit biasa dan digunakan untuk mengirim *upper byte* alamat jika digunakan untuk mengakses memori eksternal.
- Pin 29 (\overline{PSEN} / *Program Store Enable*), merupakan pengontrol yang digunakan untuk mengakses program memori eksternal masuk ke dalam bus selama proses pemberian/pengambilan instruksi.
- Pin 30 (*ALE*), digunakan untuk menahan (*latch*) alamat memori eksternal selama pelaksanaan instruksi.
- Pin 31 (\overline{EA}), bila pin diberikan logika tinggi, maka mikrokontroler akan melaksanakan instruksi dari *ROM/EPROM* internal. Bila diberikan logika rendah, mikrokontroler akan melaksanakan instruksi dari memori program luar.
- Port 0 (Pin 32..39), merupakan *port* paralel 8 bit *open drain* dua arah. Port 0 dapat digunakan sebagai *port I/O* biasa dan dapat juga

digunakan untuk memultiplek alamat dengan data pada waktu mengakses memori eksternal.


- Pin 40 (VCC), dihubungkan ke VCC (+5 volt).

2.6.2 Organisasi Memori Mikrokontroler AT89S51

Mikrokontroler MCS-51 memiliki pembagian ruang alamat untuk program dan data. Memori data diakses oleh alamat 8 bit, tetapi alamat data 16 bit juga dapat dihasilkan mikrokontroler melalui register DPTR (*Data Pointer Register*). Alamat data dan program yang bisa dialamati oleh mikrokontroler adalah sebesar 64 kilobyte yaitu dari alamat 0000_H-FFFF_H.

\overline{PSEN} adalah sinyal yang digunakan untuk pembacaan memori program eksternal. Mikrokontroler MCS-51 mempunyai dua buah alternatif untuk pembacaan memori program yaitu internal dan eksternal. Pembacaan memori program eksternal dengan men-set pin \overline{EA} pada logika 0 dan pembacaan memori program internal pin \overline{EA} diset pada logika 1.

Adapun struktur dari memori mikrokontroler MCS 51 ditunjukkan dalam Gambar 2.9 berikut.



Gambar 2.9 Struktur Memori MCS-51.
Sumber: Data Sheets AT89S51

AT89S51 memiliki *RAM* internal 256 *byte* (00_H-7F_H) yang dapat digunakan untuk menampung data-data yang diperlukan dalam pemrograman. *RAM* internal tersebut dapat diklasifikasikan sebagai berikut : 80 *byte general purpose* (30_H-7F_H), 32 *byte* (00_H – 1F_H) sebagai *register bank* yang dapat dimanfaatkan seperti *RAM* biasa, dan 16 *byte* (20_H-2F_H) *bit addressable*.

Byte Address	Alamat Bit Address							
7F	GENERAL PURPOSE RAM (RAM UNTUK SEGALA KEPERLUAN)							
30	7F	7E	7D	7C	7B	7A	79	78
2E	77	76	75	74	73	72	71	70
2D	6F	6E	6D	6C	6B	6A	69	68
2C	67	66	65	64	63	62	61	60
2B	5F	5E	5D	5C	5B	5A	59	58
2A	57	56	55	54	53	52	51	50
29	4F	4E	4D	4C	4B	4A	49	48
28	47	46	45	44	43	42	41	40
27	3F	3E	3D	3C	3B	3A	39	38
26	37	36	35	34	33	32	31	30
25	2F	2E	2D	2C	2B	2A	29	28
24	27	26	25	24	23	22	21	20
23	1F	1E	1D	1C	1B	1A	19	18
22	17	16	15	14	13	12	11	10
21	0F	0E	0D	0C	0B	0A	9	8
20	7	6	5	4	3	2	1	0
1F	REGISTER BANK 3							
18								
17	REGISTER BANK 2							
10								
0F	REGISTER BANK 1							
8								
7	Default Register Bank Untuk R0-R7							
0								

Gambar 2.10 RAM AT89S51
Sumber: www.atmel.com

Tabel 2.2
Pengaturan RS0-RS1 Bank Register

RS1	RS0	Register Bank Select Bits
0	0	Bank 0
0	1	Bank 1
1	0	Bank 2
1	1	Bank 3

2.6.3 SFR (*Special Function Registers*) / Register Fungsi Khusus

Register Fungsi Khusus terletak pada 128 Byte bagian atas memori data internal dan berisi register – register untuk pelayanan latch port, timer, program status word, control peripheral, dan sebagainya. Alamat register fungsi khusus ini ditunjukkan pada tabel dibawah ini :

Tabel 2.3 Special Function Register

Simbol	Nama Register	Alamat
ACC	Accumulator	E0H
B	Register B	F0H
PSW	Program Status Word	D0H
SP	Stack Pointer	81H
DPL	Bit Rendah	82H
DPH	Bit Tinggi	83H
P0	Port 0	80H
P1	Port 1	90H
P2	Port 2	A0H
P3	Port 3	B0H
IP	Interrupt Priority Control	D8H
IE	Interrupt Enable Control	A8H
TMOD	Timer/Counter Mode Control	89H
TCON	Timer/Counter Control	88H
TH0	Timer/Counter 0 High Control	8CH
TL0	Timer/Counter 0 Low Control	8AH
TH1	Timer/Counter 1 High Control	8DH
TL1	Timer/Counter 1 Low Control	8BH
SCON	Serial Control	98H
SBUF	Serial Data Buffer	99H
PCON	Power Control	87H

Sumber : Data Sheet Atmel AT89S51

Beberapa macam register fungsi khusus yang sering digunakan adalah sebagai berikut :

1. *Accumulator* (ACC) merupakan register untuk penambahan dan pengurangan. Untuk mengakses akumulator disederhanakan sebagai A.
2. *Register B* Merupakan register khusus yang berfungsi melayani operasi perkalian dan pembagian.
3. *Stack Pointer* (SP) merupakan register 8 bit yang dapat diletakkan dialamat manapun pada RAM internal.

4. 2 Data Pointer (DPTR) terdiri atas dua register, yaitu byte untuk tinggi (Data Pointer High, DPH) dan byte rendah (Data Pointer Low, DPL) yang berfungsi untuk mengunci alamat 16 Bit.
5. Port 0 sampai Port 3 merupakan register yang berfungsi untuk membaca dan mengeluarkan data pada port 0,1,2,3. Masing – masing register ini dapat dialamati per-byte maupun per-bit
6. Control Register terdiri dari register yang mempunyai fungsi kontrol. Untuk mengontrol sistem intrupsi, terdapat dua register khusus, yaitu register IP (*Interrupt Priority*) dan Register IE (*Interrupt Enable*). Untuk mengontrol pelayanan timer/counter terdapat register khusus, yaitu register TCON (*Timer/Counter Control*) serta pelayanan port serial menggunakan register SCON (*Serial Port Control*).

Byte Address	Alamat Bit	Bit Address	
FF			
F0	F7 F6 F5 F4 F3 F2 F1 F0		B
E0	E7 E6 E5 E4 E3 E2 E1 E0		Acc
D0	D7 D6 D5 D4 D3 D2 D1 D0		PSW
B8	- - - B7 B6 B5 B4 B3 B2 B1 B0		IP
B0	B7 B6 B5 B4 B3 B2 B1 B0		P3
A8	AF - - AC AB AA A9 A8		IE
A0	A7 A6 A5 A4 A3 A2 A1 A0		P2
99	not bit addressable		SBUF
98	9F 9E 9D 9C 9B 9A 99 98		SCON
90	97 96 95 94 93 92 91 90		P1
8D	not bit addressable		TH1
8C	not bit addressable		TH0
8B	not bit addressable		TL1
8A	not bit addressable		TL0
89	not bit addressable		TMOD
88	8F 8E 8D 8C 8B 8A 89 88		TCON
87	not bit addressable		PCON
83	not bit addressable		DPH
82	not bit addressable		DPL
81	not bit addressable		SP
80	87 86 85 84 83 82 81 80		P0

Gambar 2.11 Special Function Registers AT89S51

Sumber: www.atmel.com

2.6.4 Sistem Interupsi

Mikrokontroler AT89S51 mempunyai 5 buah sumber interupsi yang dapat membangkitkan permintaan interupsi, yaitu INT0, ITN1,T0,T1 dan Port Serial. Saat terjadinya interupsi, maka mikrokontroler secara otomatis akan menuju ke subrutin pada alamat tersebut. Setelah interupsi selesai dikerjakan, mikrokontroler akan mengerjakan program semula. Tiap – tiap sumber interupsi dapat *enable* atau *disable* secara software.

Tingkat prioritas semua sumber dapat diprogram sendiri – sendiri dengan set atau clear bit pada (*Interrupt Priority*). Jika dua permintaan interupsi dengan tingkat prioritas yang berbeda diterima secara bersamaan, permintaan interupsi dengan prioritas yang sama diterima bersamaan, akan dilakukan poling untuk menentukan mana yang akan dilayani.

Tabel 2.4 Alamat Sumber Interupsi


Sumber Interupsi	Alamat Awal
Interrupt Luar 0 (INT 0)	03H
Pewaktu / Pencacah 0 (T0)	0BH
Interrupt Luar 1(INT 0)	13H
Pewaktu / Pencacah 1 (T1)	01H
Port Serial	23H
Power On Reset	00H

(Sumber : Data Sheet Atmel AT89S51)

2.6.5 Reset

Rangkaian *Power On Reset* diperlukan untuk mereset mikrokontroler secara otomatis setiap catu daya dinyalakan. Ketika catu daya diaktifkan, rangkaian reset akan menahan logika tinggi pada penyemat RST dengan jangka waktu yang ditentukan oleh lamanya pengosongan muatan kapasitor. Untuk

keabsahan reset, logika tinggi harus bertahan lebih lama dari dua siklus mesin ditambah waktu hidup (*start on*) osilator.



Gambar 2.12 Rangkaian *Power On Reset*
Sumber: www.atmel.com

2.7 LCD (*Liquid Crystal Display*)


Dalam perancangan ini digunakan LCD (Liquid Crystal Display) tipe M1632 yaitu sebuah LCD dot matrix 16 x 2 baris dengan konsumsi daya rendah. Adapun fitur dari LCD tipe M1632 ini adalah sebagai berikut :

1. 16 Karakter, 2 baris LCD dot matrik
2. Karakter generator ROM untuk 192 karakter
3. Data RAM display maksimum 80 karakter
4. Memungkinkan antarmuka dengan 4 bit data atau 8 bit data
5. +5 V single power supply.

Tabel 2.5 Fungsi terminal

Nama Signal	No. Terminal	I/O	Fungsi
DB0–DB3	4	I/O	Data bus 4 bit bawah. Bus ini dipakai untuk membaca atau menulis data. Jika interface data menggunakan 4 bit maka signal ini tidak digunakan.
DB4 - DB7	4	I/O	Data bus 4 bit atas. Bus idata ini dipakai untuk membaca atau menulis.
E	1	I	Enable Signal. Signal untuk mengaktifkan tulis data atau baca data.
R/W	1	I	Signal pemilih mode read atau write 0 : Write 1 : Read
RS	1	I	Register selection signal 0 : Instruction register (read) 1 : Data register (write and read)

Sumber : www.delta-electronic.com



Gambar 2.13 Pin LCD
Sumber : www.delta-electronic.com

BAB III

METODOLOGI PENELITIAN

3.1 Studi Literatur

Tekanan darah adalah menunjukkan keadaan di mana tekanan yang dikenakan oleh darah pada pembuluh arteri ketika darah dipompa oleh jantung ke seluruh anggota tubuh. Tekanan darah dapat dilihat dengan mengambil dua ukuran dan biasanya ditunjukkan dengan angka seperti berikut - 120 /80 mmHg. Angka 120 menunjukkan tekanan pada pembuluh arteri ketika jantung berkontraksi yang di sebut dengan tekanan sistolik. Angka 80 menunjukkan tekanan ketika jantung sedang berelaksasi. Yang disebut dengan tekanan diastolik. Dari survey yang telah di lakukan di dapat Tips pengukuran tekanan darah yang benar :

1. Duduk yang nyaman dan letakkan lengan Anda dekat dan sejajar dengan posisi jantung.
2. Tarik nafas dalam-dalam 5 sampai 6 kali sebelum pengukuran.
3. Jangan bergerak atau bicara selama pengukuran.
4. Istirahatkan 5 sampai 10 menit antara pengukuran pertama dan selanjutnya.


Table 3.1 Klasifikasi Tekanan Darah Orang Dewasa

Kategori	Tekanan Darah Sistolik	Tekanan Darah Diastolik
Rendah	Di bawah 99 mmHg	Di bawah 69 mmhg
Normal Minimal	100 – 119 mm Hg	70 – 79 mm Hg
Normal Ideal	120 – 139 mm Hg	80 – 89 mm Hg
Normal Maximal	140 – 149 mm Hg	90 – 99 mm Hg
Stadium 1 (Hipertensi Ringan)	150 – 159 mm Hg	100 – 109 mmhg
Stadium 2 (Hipertensi Sedang)	160 – 179 mm Hg	110 – 119 mmhg
Stadium 3 (Hipertensi Berat)	180 – 209 mm Hg	120 – 129 mmhg
Stadium 4 (Hipertensi Maligna)	210 mm Hg atau lebih	130 mmhg atau lebih

Sumber : HKKI (Himpunan Kimia Klinik Indonesia) 2007

3.2 Perencanaan dan pembuatan alat

Perancangan dan pembuatan alat pengukur tekanan darah dengan tampilan LCD berbasis mikrokontroler AT89S51. Adapun blok diagram alat ini adalah sebagai berikut :



Gambar 3.1 Blok Diagram

Untuk perhitungan low pass :

$$R1 = R2 = Rf = 47 \text{ K}\Omega$$

$$C1 = \frac{1}{2} C3$$

$$C2 = 2 C3$$

$$C3 = \frac{1}{\omega_c R}$$

$$C3 = \frac{1}{2 \times 3.14 \times 350 \times 47000}$$

$$C3 = 10 \text{ Df}$$

$$C2 = 20 \text{ Df}$$

$$C1 = 5 \text{ Df}$$

Untuk Perhitungan Scihmit Trigger :

$$T = 100 \text{ }\mu\text{s} \quad C = 10 \text{ }\mu\text{f}$$

$$T = \frac{1}{1.1 \times 2\pi C}$$

$$100 = \frac{1}{1.1 \times 2 \times 3.14 \times R \times 10^{-5}}$$

$$R = \frac{1}{1.1 \times 2 \times 3.14 \times 100 \times 10^{-5}}$$

$$R = \frac{1}{0.006908}$$


$$R = 144.7$$

$$R = 150 \text{ }\Omega$$

2. Sensor II

Sensor yang digunakan adalah LDR, yaitu sebuah transducer yang mengubah intensitas cahaya menjadi besaran listrik dengan perubahan resistansinya. Prinsip kerjanya, apabila permukaan LDR terkena cahaya maka resistansinya akan berkurang dan apabila permukaan ditutup maka resistansinya akan lebih besar.

Pencahayaan yang digunakan adalah lampu led. Dimana LDR disini dipakai dalam penentuan putaran jarum pada penunjuk jarum penunjuk tekanan darah. Setelah itu akan dihubungkan dengan ADDA PCF 8591 yang berfungsi untuk mengubah sinyal analog menjadi digital yang akan diproses selanjutnya pada mikrokontroler.



Gambar 3.3 Rangkaian LDR

3. Mikrokontroler AT89S51

AT89S51 disini berfungsi sebagai pengontrol semua sistem yang ada pada pembuatan alat termometer badan ini.

4. Push Button

Push button berfungsi untuk memilih sensor mana yang akan diaktifkan atau bekerja.


5. Display

Display yang digunakan disini adalah LCD tipe M1632 yaitu sebuah LCD dot matrix 16 x 2 baris dengan konsumsi daya rendah. Dimana LCD disini berfungsi sebagai penampil data yang kita peroleh dalam mengukur tekanan darah seseorang.

3.3 Perencanaan Rangkaian ADDA PCF8591

Agar nilai yang dikeluarkan oleh sensor LDR dapat dibaca oleh mikrokontroler AT89S51, nilai tegangan tersebut harus diubah menjadi bentuk data digital 8 bit. Untuk itu digunakan konverter analog ke digital atau digital to analog (ADDA). Type yang dipakai dalam perancangan ini adalah type ADDA PCF8591 yang merupakan ADC dengan empat inputan analog yang dimultiplex menjadi data 8 bit digital.

8 bit: 0001 1111 → 0001 1111 = 15
 = 0001 1111 = 15
 = 15 = 15
 mengapa saat dua-dua sensor tegangan 15V itu menyala?



Gambar 3.4 Rangkaian ADDA PCF8591

Sumber : www.datasheetarchive.com

3.4 Mikrokontroler AT89S51


Mikrokontroler AT89S51 adalah suatu chip IC yang terdiri dari 40 pin, dalam perancangan alat ini pin – pin yang digunakan adalah sebagai berikut :

1. Port 2.0 sampai 2.1 merupakan port yang digunakan sebagai data input dari ADDA PCF8591.
2. Port 1.0 sampai port 1.3 merupakan port yang digunakan oleh LCD.
3. Port 2.2 merupakan pin inputan dari data trigger.
4. Port 2.4 merupakan push button.
5. Pin 9 (Reset), reset aktif tinggi terhubung dengan rangkaian power on reset dan jika diaktifkan mereset mikrokontroler AT89S51.

$$VR2 = \frac{R2 \times Vcc}{R1 + R2} = 4,94 \text{ volt. (Pada saat saklar ditekan maka akan$$

high).

6. Pin 20 digunakan sebagai ground.
7. Pin 40 digunakan sebagai VCC sumber.




Gambar 3.5 Rangkaian Mikrokontroler AT89S51

3.5 Sistem Pewaktuan Mikrokontroler

Kecepatan proses yang dilakukan oleh mikrokontroler ditentukan oleh sumber *clock* (pewaktuan) yang mengendalikan mikrokontroler tersebut. Sistem yang dirancang ini akan menggunakan osilator internal yang sudah tersedia di dalam chip mikrokontroler. Untuk menentukan frekuensi osilatornya cukup dengan cara menghubungkan kristal pada pin XTAL1 dan XTAL2 serta dua buah kapasitor ke ground. Besar kapasitansinya dengan spesifikasi pada lembar data mikrokontroler yaitu 30 pF.

Pemilihan besar frekuensi kristal disesuaikan dengan pemilihan kecepatan yang diharapkan untuk transfer data melalui pin *serial interface* mikrokontroler tersebut. Dengan memakai kristal 11,059 MHz, maka satu siklus mesin

membutuhkan waktu selama 1,08 μ detik atau $\frac{1}{11,059} \times 12$ periode.



Gambar 3.6 Rangkaian Pewaktuan

Sumber : www.atmel.com

3.6 Perencanaan Sensor Sistole Diastole Per Satuan Waktu

Sensor ini merupakan suatu rangkaian yang digunakan untuk mengukur tekanan darah. Prinsip kerja dari alat ini adalah untuk menghasilkan tegangan, dimana tegangan yang dihasilkan tergantung dari besarnya resistor pada LDR.

$$\text{Dengan rumus } V_{\text{out}} = \frac{R_{\text{bottom}}}{R_{\text{bottom}} + R_{\text{top}}} \times V_{\text{in}}$$

3.7 Perencanaan Sensor Jumlah Denyut Per Satuan Waktu


Dalam perencanaan transduser ini dirancang suatu alat yang dapat mendeteksi denyut jantung dan detak nadi, dimana semuanya itu menjadi satu kesatuan dalam perancangan saat ini. Pendeteksi suara yang digunakan adalah stetoskop, dari stetoskop itu akan didapatkan suara detak nadi dan denyut jantung yang berupa frekuensi suara, dari outputan stetoskop akan dimasukan atau sebagai inputan bagi kondensor, kondensor akan merubah menjadikan tegangan, setelah itu baru dikuatkan dengan penguat LM386 yang penguatannya bisa mencapai

sampai 200 kali, hal ini dilakukan agar komparator regeneratif (Schmitt Trigger) dapat membuat pulsa atau clock.

3.8 Perencanaan LCD

Dalam aplikasi ini menggunakan sebuah layar LCD (*Liquid Crystal Display*) yaitu jenis M1632 yang merupakan LCD dua baris dengan setiap barisnya terdiri atas 16 karakter. Masukan yang diperlukan untuk mengendalikan modul ini berupa bus data yang masih termultiplek dengan bus alamat. Sementara pengendalian dot metrik LCD dilakukan secara internal oleh kontroler yang sudah terpasang pada modul LCD.

Rangkaian display ditunjukkan dalam Gambar 3.9. Saluran data $DB_0 - DB_7$ dihubungkan pada pin shift register. Sedangkan penyemat Enable dan RS dihubungkan pada port 1.0 dan port 1.1 mikrokontroler AT89S51. Penyemat V_{ee} dihubungkan pada potensiometer 1 K Ω , untuk mengatur kecerahan LCD.




Gambar 3.7 Rangkaian LCD


Untuk menjalankan peralatan yang dirancang diperlukan perangkat lunak (software) yang disusun dengan flowchart dan ditulis dengan menggunakan bahasa assembler.

Program adalah kumpulan dari instruksi untuk mengendalikan atau mengoperasikan sistem perangkat keras (Hardware). Adapun software-nya adalah sebagai berikut :

1. Membuat diagram alir (flowchart) dari program yang akan dibuat.
 2. Mengubah diagram aliran tersebut ke dalam bahasa pemrograman.
 3. Mengkomplikasikan program yang telah dibuat ke dalam memori, sampai menghasilkan program yang paling sesuai.
 4. Kemudian memasukkan program yang telah selesai, berikut ini merupakan flowchart dari alat pengukur tekanan darah dengan tampilan LCD berbasis mikrokontroler AT89S51.
-

FLOW CHART





Gambar 3.8 Diagram Alir Program

3.9 Pengujian sensor suara

3.9.1 Tujuan


Pengujian sensor ini bertujuan untuk mengetahui apakah sensor sudah bekerja sesuai dengan yang diharapkan.

3.9.2 Peralatan yang di gunakan


1. Power Suply
2. Osilator

3.9.3 Hasil Pengujian Sensor Suara

Dari pengujian sensor di dapatkan hasil sebagai berikut :



Gambar 3.9 Hasil Pengujian sensor suara analog Pada Osiloscope
Dengan Volt/DIV adalah V/DIV



Gambar 3.10 Hasil Pengujian Sensor Suara Digital Pada Osiloscope
Dengan Volt/DIV adalah V/DIV

3.9.4 Analisa Pengujian

Sinyal suara yang di terima kondensor dari stetoskope adalah frekwensi rendah antara 0 – 4000 Hz. karena out putan kondensor sangat kecil sekali sekitar 0.015 volt, maka di kuatkan oleh Op – Amp lm 386 sebesar 200 kali maka di dapatkan tegangan sebesar 3 volt. hal ini di lakukan agar dapat memenuhi batasan schimit trigger antara 0 – 3 volt agar dapat di baca oleh schimit trigger. Out putan dari schimit trigger berupa high and low yang kemudian dapat di olah oleh mikrokontroler.

BAB IV

PENGUJIAN ALAT DAN ANALISIS

4.1. Pengujian Sistem Secara Keseluruhan

Bab ini membahas tentang pengujian dan analisis alat yang telah dibuat. Secara umum, pengujian ini bertujuan untuk mengetahui apakah sistem alat ukur yang di buat sudah sesuai dengan perencanaan awal yang telah ditetapkan.

4.1.1. Peralatan Yang Digunakan

1. Power supplay
2. Stetoskop
3. Rangkaian lengkap alat pengukur tekanan darah berbasis mikrokontroler AT89S51.

4.1.2. Prosedur Pengujian

1. Alat – alat dirangkai lengkap seperti pada gambar rangkain total
2. Catu daya tegangan 5 Volt.
3. Membuat program yang di gunakan dalam pengujian mikrokontroler

4.1.3. Hasil Pengujian


Dari pengujian yang dilakukan akan didapatkan nilai – nilai pengukuran yang sangat sesuai dengan apa yang diharapkan. Yang pada akhirnya nilai yang

diperoleh adalah dalam bentuk digital. Hal ini membuktikan proses pengukuran dapat berjalan dengan baik. Walaupun terkadang ada error yang terjadi.

4.2. Pengujian Alat Keseluruhan Pada Pengukuran Tekanan Darah

Pengujian alat ini adalah pengujian yang sangat sulit dilakukan, Karena pada kondisi ruangan yang tidak tenang atau ramai, akan menimbulkan error pada pengukuran, karena alat ini merupakan suatu pengembangan dari teori – teori sebelumnya. Range yang didapat dalam pengujian alat ini sangatlah bervariasi, tergantung umur, faktor keturunan, dan kebiasaan hidup.

Pengukuran biasanya dilakukan 1 sampai 2 kali. Hal ini dilakukan agar mendapatkan nilai – nilai yang mendekati kondisi si pasien. Dan nilai yang dipakai adalah nilai yang terendah. Hasil pengujian alat ini dapat dilihat pada gambar 4.1 dibawah ini.



Gambar 4.1 Hasil Pengujian Alat Pengukur Tekanan Darah.

4.3. Data Percobaan Alat

Data percobaan alat di bawah ini menunjukkan perbandingan antara alat pengukur tekanan darah digital dengan alat pengukur tekanan darah analog. Data di bawah ini telah di periksa dan di setuju oleh pihak yang berwenang. Data percobaan di ambil dari beberapa orang, antara lain sebagai berikut :

Tabel 4.1
Data percobaan alat

Nama	Umur (Thn)	Alat pengukur tekanan darah digital		Alat pengukur tekanan darah analog		Ket
		Systole (mmhg)	Diastole (mmhg)	Systole (mmhg)	Diastole (mmhg)	
Deny S	22	142	92	140	90	Normal max
Okta	22	96	65	90	60	Rendah
Rohmat	23	124	85	120	80	Normal ideal
Umar	24	113	76	110	70	Normal min
Ristante	24	121	83	120	80	Normal ideal
Himawan	23	124	82	120	80	Normal ideal

4.4. Analisa Pengujian

Dari percobaan di atas, dapat di analisa bahwa alat ini telah menghasilkan out putan yang sesuai dengan yang di inginkan. Keterangan yang muncul telah sesuai dengan nilai systole dan diastole, sesuai dengan program yang ada. Percobaan di atas juga memperlihatkan perbandingan antara alat pengukur tekanan darah secara digital dengan alat pengukur tekanan darah secara analog di mana nilai – nilai yang di hasilkan oleh keduanya tidak memperlihatkan perbedaan yang begitu jauh. Alat ini juga mempunyai kelebihan dapat mendeteksi

dengan nilai keluaran yang lebih teliti di bandingkan alat pengukur tekanan darah secara analog.

Dari pengujian yang dilakukan sebanyak 6 kali pada pengukuran tekanan darah didapatkan persentase kesalahan sebagai berikut :

$$\text{Kesalahan} = \left(\frac{\text{data pengukuran} - \text{data pengujian}}{\text{data pengukuran}} \right) \times 100 \%$$

Tabel 4.2
Data Perhitungan Persentase Kesalahan

NO	HASIL PENGUKURAN TEKANAN DARAH DIGITAL		HASIL PENGUJIAN TEKANAN DARAH ANALOG		ERROR	
	SISTOLE (mm Hg)	DIASTOLE (mm Hg)	SISTOLE (mm Hg)	DIASTOLE (mm Hg)	SISTOLE (%)	DIASTOLE (%)
1	142	92	140	90	0.01 %	0.02 %
2	96	65	90	60	0.06 %	0.08 %
3	124	85	120	80	0.03 %	0.06 %
4	113	76	110	70	0.02 %	0.07 %
5	121	83	120	80	0.01 %	0.03 %
6	124	82	120	80	0.03 %	0.03 %

Sedangkan untuk menentukan kesalahan rata – rata pada sistole dan diastole adalah sebagai berikut : $\frac{\text{jumlah kesalahan rata – rata}}{\text{banyaknya sampel}}$

kesalahan rata – rata pada sistole adalah $= \frac{0.16\%}{6} = 0,02 \%$

Sedangkan kesalahan rata – rata pada tekanan darah diastole adalah : $\frac{0.29\%}{6} = 0,048 \%$

Spesifikasi Alat

No	Nama Alat	Banyak (x)	Harga (Rp)	Jumlah (Rp)
1	Minimum Sistem MCS51	1	60.000	60.000
2	MK 89S51	1	15.000	15.000
3	LCD	1	100.000	100.000
4	Keypad	1	35.000	35.000
5	Kondensor Mic	1	1000	1000
6	Pre Amp	1	4.500	4.500
7	Turbo Bas	1	10.000	10.000
8	Pengukur tensi + stetoskop	1	75.000	75.000
9	Modul ADDA	1	80.000	80.000
10	Filter	1	45.000	45.000
11	Schimit trigger	1	10.000	10.000
12	Power Supply (Adaptor 1A)	1	17.000	17.000
Jumlah				452.500

BAB V

PENUTUP

5.1 Kesimpulan


Setelah melakukan perencanaan dan pembuatan Alat Penghitung Tekanan darah secara digital berbasis Mikrokontroler AT89S51 maka pada bab ini diberikan kesimpulan :

1. Pembuatan simulasi alat pengukur tekanan darah digital ini berpedoman pada alat pengukur tekanan darah analog yang telah ada, dengan mengetahui cara kerja dari pengukur tekanan darah analog maka dapat di konversikan ke dalam alat pengukur tekanan darah digital dengan program yang ada.
2. Penggunaan mikrokontroler ATMEL AT89S51 untuk mengontrol semua system, di gunakan bahasa pemrograman yaitu bahasa assembly.
3. Perencanaan sensor suara untuk mendeteksi denyut jantung menggunakan kondensor dengan out putannya sebesar 0.015 volt kemudian di kuatkan oleh Op – Amp sebesar 200 kali sehingga menjadi 3 volt agar dapat di terima oleh mikrokontroler setelah melalui proses pentriggeran.

5.2 Saran

Meskipun dari hasil pengujian dan analisa terhadap performansi alat sudah mencapai keadaan yang diharapkan, namun masih banyak perbaikan atau pengembangan yang dapat dilakukan untuk lebih meningkatkan lagi performansi alat. Beberapa saran yang kiranya dapat meningkatkan performansi alat antara lain:

1. Untuk lebih mempermudah user dalam pengoprasian alat ini maka perlu untuk ditambahkan suatu komponen atau alat yang lebih peka didalam mendeteksi adanya denyut.
 2. Disamping itu juga sebaiknya dalam pengoprasian alat ini ditambahkan pemompa otomatis dari cuff yang dipakai.
-



Gambar Rangkaian Keseluruhan

DAFTAR PUSTAKA

1. Data Sheet www.archive.com
2. Data Sheet www.atmel.com
3. Data Sheet www.delta-electronic.com
4. Data Sheet www.national.com
5. HKKI , 2007
6. <http://www.nhlbi.nih.gov/cml>
7. Moh. Ibnu Malik, ST, *Belajar Mikrokontroler ATMEI. AT89S51*, edisi pertama, Yogyakarta, Gava Media 2003.
8. Winarto Andik, Laporan Tugas Akhir.2004



Lembar Asistensi Bimbingan Tugas Akhir

Nama : Oktavianto
NIM : 0352010
Waktu Bimbingan : 12/12/2006 s/d 12/04/2007
Judul : Perencanaan Dan Pembuatan Alat Pengukur Tekanan Darah Digital Berbasis MC AT89S51

No	Tanggal	Materi	Paraf
1	3/1 '07	BAB I, BAB II, BAB III	dipertahankan
2	26/1 '07	Pertahankan bab sebelumnya dan BAB III	
3	28/2 '07	Tambahan konsep dan rumus alat	
4	27/2 '07	BAB II konsep? Pustaka. BAB III dipertahankan?	
5	6/3 '07	BAB IV, BAB III konsep	
6	7/3 '07	BAB IV spesifikasi Alat Prinsip dan kiat	
7		Abstrak, ACS mesin	
8			




Mengetahui
Dosen Pembimbing

(Bambang Prio H, ST, MT)



LEMBAR PERBAIKAN TUGAS AKHIR

Nama : Oktavianto
NIM : 0352010
JURUSAN : T.ELEKTRO D III
KONSENTRASI : T.ENERGI LISTRIK
HARI / TANGGAL : RABU, 21 MARET 2007

NO	Materi Perbaikan	Paraf
1	Rumus yang di gunakan di perbaiki untuk perhitungannya, sesuai dengan alat yang ada	
2	Perbaiki untuk spesifikasi alat	
3	Rangkaian keseluruhan di cantumkan dan harus sesuai dengan alat yang di buat	

Telah Diperiksa dan Disetujui

Penguji I



(Ir. Choirul Saleh, MT)

Penguji II



(Ir. Eko Nurcahyo)

Mengetahui
Dosen Pembimbing



(Bambang Prio H, ST, MT)



INSTITUT TEKNOLOGI NASIONAL
Jl. Bendungan Sigura-gura No. 2
MALANG

LEMBAR PERBAIKAN TUGAS AKHIR

NAMA
NIM
JURUSAN
PROGRAM STUDI
HARI / TANGGAL

Oktavianito
0352.060
TEKNIK ELKTRO D-III
ENERGI LISTRIK / ELEKTRONIKA *)
PABV/21-01-2007

[illegible]

DOSEN PENGUJI

JOSEF PENO



INSTITUT TEKNOLOGI NASIONAL MALANG
FAKULTAS TEKNIK INDUSTRI
JURUSAN TEKNIK ENERGI LISTRIK DIII
KONSENTRASI TEKNIK ENERGI LISTRIK

**BERITA ACARA UJIAN TUGAS AKHIR
FAKULTAS TEKNOLOGI INDUSTRI**

Nama : Oktavianto
NIM : 0352010
JURUSAN : T.ELEKTRO D III
KONSENTRASI : T.ENERGI LISTRIK
Judul TA : Perencanaan Dan Pembuatan Alat Pengukur Tekanan
Darah Digital Berbasis MK 89S51

Di Pertahankan Di Hadapan Team Penguji Tugas Akhir Jenjang Diploma (D III)

Pada :

Hari : RABU

Tanggal : 21 Maret 2007

Dengan Nilai : 80,68 (A) ✓



Panitia Ujian tugas Akhir

Ketua

Sekretaris

(Ir. Mochtar Asroni, MSME)

(Ir. H.Choirul Saleh, MT)

Anggota Penguji

Pertama

Kedua

(Ir. H.Choirul Saleh, MT)

(Ir. Eko Nurcahyo)

LAMPIRAN

Foto alat tampak dari dalam





Foto alat tampak dari luar



Data percobaan alat

Data percobaan di bawah ini menunjukkan perbandingan alat antara tensi digital dengan tensi analog yang telah di periksa dan di setujui oleh pihak yang berwenang dalam bidang kesehatan (Dr. Hertina). Data percobaan di ambil dari beberapa orang, antara lain sebagai berikut :

Nama	Umur (Thn)	Alat pengukur tekanan darah digital		Alat pengukur tekanan darah analog		Ket
		Systole (mmhg)	Diastole (mmhg)	Systole (mmhg)	Diastole (mmhg)	
Deny S	22	142	92	140	90	normal max
Okta	22	96	65	90	60	rendah
Rohmat	23	124	85	120	80	normal ideal
Umar	24	115	76	110	70	normal min
Risanto	24	121	83	120	80	normal ideal
Himawan	23	124	82	120	80	normal ideal

Mengetahui

Dr. Hertina A

KLASIFIKASI TEKANAN DARAH

Kategori	Sistolik (mm Hg)	Diastolik (mm Hg)
Rendah	< 99	< 69
Normal Minimal	100 – 119	70 – 79
Normal Ideal	120 – 139	80 – 89
Normal Maximal	140 – 149	90 – 99
HIPERTENSI		
Tahap I	150 – 159	100 – 109
Tahap II	160 – 179	110 – 119
Tahap III	180 – 209	120 – 129
Tahap IV	> 210	> 130

Spesifikasi Alat

Nama	: Alat Pengukur Tekanan Darah Digital Berbasis MK AT89S51		
Catu Daya	:	12 V	
Frekwensi	:	> 300 Hz	
Temperatur Range	:	15 – 35 °C	
Ukuran	:	1537,5 Cm ²	
Berat	:	1 Kg	
Display	:	16 x 2	

```

;LCD constanta
;
;==KEYPAD : P2
01234567
dispclear equ 00000001b
funcset equ 00111000b
entrm0d equ 00000110b
dispon equ 0001100b
cursor equ 0001110b
blink equ 0001101b
E equ p1.1
RS equ p1.0
con_lcd equ p1.2
data_lcd equ p1.3
play equ p1.4
eom equ p2.7
Flag equ 0021H
FACK equ Flag.0
tsready equ Flag.1
FLB equ Flag.2
AutoInc equ Flag.3
OutputEnb equ Flag.4
InitDoneequ Flag.5
MCOk equ Flag.6
First equ Flag.7
sda equ p2.0
scl equ p2.1
detak equ p2.2;aktif low
tombol1 equ p2.5
tombol2 equ p2.4
tombol3 equ p2.3
buffer equ 22h
Ch0 equ 30H
Ch1 equ 31H
Ch2 equ 32H
Ch3 equ 33H
Mode equ 34H
Channel equ 35H
ADDACB equ 36H
NCh equ 37H
LCh equ 38H
ike1 equ 39h
ike2 equ 3ah
ike3 equ 3bh
buffer2 equ 3ch
datasis equ 3dh
bdeiak equ 3eh
bdistole equ 3fh
bstiole equ 40h
satu equ 0h
dua equ 8h
tiga equ 10h
empat equ 18h
lima equ 20h
enam equ 28h
tujuh equ 30h
delapan equ 38h

```



```

    lea1 initia1
    lea1 initimer
    mov buter,#0
    mov tke1,#0
    mov tke2,#0
    lea1 tampilaawal
    MOV P1,#0FFH
    MOV SP,#40H
    MOV Flag,#00H

```

mulai:

```

    ;==program utama
    T50END RET
    inc tke2
    MOV tke1,#0
    A50END JC T50END
    CJNE A,#100,A50END
    MOV A,tke1
    T1MER50 INC tke1
    ;PROSEDUR YANG MASUK PADA INT. TIMER 100 ms

```

```

    RETI
    POP ACC
    POP PSW
    MOV R0,A
    ETTIMER0 POP ACC
    CALL T1MER1MS
    CALL T1MER50
    CALL INT_1T1MER2
    PUSH ACC
    PUSH A,R0
    PUSH PSW
    T1MER0 PUSH ACC
    ; 1 KALI INTERUP T1MER = 1 MS
    ; PROSEDURE LAYANAN INTERUP T1MER 0

```

```

    ORG 0BH
    JMP T1MER0
    org
    jmp
    40h equ sembilan
    48h equ puluh
    50h equ se
    58h equ belas
    60h equ kosong
    68h equ suluubuh
    70h equ normal
    78h equ kuranq
    80h equ sistoles
    88h equ lekdarah equ
    90h equ mnhg
    98h equ distoles equ
    00h equ derajat
    08h equ raius
    0fh equ detaks
    0h org
    mulai jmp

```

[illegible]

```

MOV    TMOD,#00000001B ;MODE TIMER
INIT_TIMER2 MOV    TL0,#017H    ;T = 1 MS XTAL = 12 MHZ
MOV    TH0,#0FCH
RETI

```

```

;-----
Delaypcf:

```

```

    PUSH 02H
    PUSH 03H
    MOV   R3,#0FH
    MOV   R2,#0FFH
    Del:

```

```

    DINZ  R2,$
    DINZ  R3,Del
    POP   03H
    POP   02H
    RET
    mov r3,#55
    lcall dly1000ms
    djnz r3,dly2mnt1
    ret

```

```

bacadetak:
    lcall busck
    mov lke1,#0
    mov lke2,#0
    mov r5,#1
    mov dptr,#detak0
    lcall cetak1
    jb detak,bacadetak1
    mov lke1,#0
    mov lke2,#0
    mov a,lke2
    bacadetak3:
    cjne a,#15,bacadetak3
    jc bacadetak0
    mov a,##*
    lcall dataout
    lcall dly1000ms
    lcall dly1000ms
    lcall dly1000ms
    lcall dly1000ms
    lcall dly1000ms
    lcall dly1000ms
    ret

```

```

bacadetak0
    jb detak,bacadetak1
    mov lke1,#0
    mov lke2,#0
    mov a,lke2
    bacadetak3:
    cjne a,#15,bacadetak3
    jc bacadetak0
    mov a,##*
    lcall dataout
    lcall dly1000ms
    lcall dly1000ms
    lcall dly1000ms
    lcall dly1000ms
    lcall dly1000ms
    lcall dly1000ms
    ret

```

```

    lcall busck
    mov r5,#1
    mov dptr,#sistole
    lcall cetak1
    subb a,#29
    mov a,bufter2
    cjne a,#220,lanjut1
    lanjut1: jc lanjut10
    sjmp sistole
    lanjut10: mov b,#14
    div ab
    mov b,#10
    mul ab
    add a,#57

```

```

    sistole: lcall bacatek
    jb detak,sistole
    lcall busck
    mov r5,#1
    mov dptr,#sistole
    lcall cetak1
    subb a,#29
    mov a,bufter2
    cjne a,#220,lanjut1
    lanjut1: jc lanjut10
    sjmp sistole
    lanjut10: mov b,#14
    div ab
    mov b,#10
    mul ab
    add a,#57

```

```

mov datas,a
call konversi
ret

distole: mov rke1,#0
        mov rke2,#0
        call bacarek
        mov r5,#1
        mov dpr,#distole
        call cetak2
        distole0: jb detak,distole1
        call bacarek
        mov rke1,#0
        mov rke2,#0
        distole1: mov a,rke2
        cjne a,#13,distole2
        distole2: jc distole0
        mov a,buffer2
        mov bdistole,a
scandis:
        mov a,datas1
        cjne a,#75,scandis1
        scandis1: jnc scandis20
        mov a,bdistole
        mov b,#7
        div ab
        mov a,b
        add a,#62
        mov a,#0
        call konversi
        call dly1000ms
        call busek
        mov r5,#1
        mov dpr,#pe
        call cetak1
        mov r5,#1
        mov dpr,#dr
        call cetak2
        jmp scandisak
scandis20:
        cjne a,#100,scandis21
        scandis21: jnc scandis30
        mov a,bdistole
        mov b,#10
        div ab
        mov a,b
        add a,#60
        call konversi
        call dly1000ms
        call busek
        mov r5,#1
        mov dpr,#dr
        call cetak1
        mov r5,#1
        jmp scandisak
scandis30:

```

```

cjne a,#120,scandis31
scandis31: jnc scandis40
mov a,bdistole
mov b,#10
div ab
mov a,b
add a,#70
lcall konversi
lcall diy1000ms
lcall busek
mov r5,#1
mov dptr,#mm
lcall cetak1
mov r5,#1
mov dptr,#mm
lcall cetak2
jmp scandisak
scandis40:
cjne a,#140,scandis41
scandis41: jnc scandis50
mov a,bdistole
mov b,#10
div ab
mov a,b
add a,#80
lcall konversi
lcall diy1000ms
lcall busek
mov r5,#1
mov dptr,#ni
lcall cetak1
mov r5,#1
mov dptr,#ni
lcall cetak2
jmp scandisak
scandis50:
cjne a,#150,scandis51
scandis51: jnc scandis60
mov a,bdistole
mov b,#10
div ab
mov a,b
add a,#90
lcall konversi
lcall diy1000ms
lcall busek
mov r5,#1
mov dptr,#nx
lcall cetak1
mov r5,#1
mov dptr,#nx
lcall cetak2
jmp scandisak
scandis60:
cjne a,#160,scandis61
scandis61: jnc scandis70
mov a,bdistole
mov b,#10

```

```

div ab
mov a,b
add a,#100
lcall konversi
lcall dly1000mS
lcall busek
mov r5,#1
mov dptr,#ht1
lcall cetak1
mov r5,#1
mov dptr,#ht1
lcall cetak2
ljmp scandisak
scandis70:
cjne a,#180,scandis71
scandis71: jnc scandis80
mov a,bdisiole
mov b,#10
div ab
mov a,b
add a,#110
lcall konversi
lcall dly1000mS
lcall busek
mov r5,#1
mov dptr,#ht2
lcall cetak1
mov r5,#1
mov dptr,#ht2
lcall cetak2
ljmp scandisak
scandis80:
cjne a,#210,scandis81
scandis81: jnc scandis90
mov a,bdisiole
mov b,#10
div ab
mov a,b
add a,#120
lcall konversi
lcall dly1000mS
lcall busek
mov r5,#1
mov dptr,#ht3
lcall cetak1
mov r5,#1
mov dptr,#ht3
lcall cetak2
ljmp scandisak
scandis90:
mov a,bdisiole
mov b,#10
div ab
mov a,b
add a,#130
lcall konversi
lcall dly1000mS
lcall busek

```

```

mov r5, #1
mov dptr, #tr4
lcall cetak1
mov r5, #1
mov dptr, #tr4
lcall cetak2
jmp scandisak
scandisak:
rel
lcall konversi
bacatek:
MOV A, #00H
LCALL readadc
mov r5, #1
mov dptr, #tekanan
lcall cetak1
mov a, #255
subb a, ch1
add a, #60
mov buffer, a
subb a, #120
jc dekanan2
add a, #60
jc dekanan2
mov a, ch1
add a, #60
mov buffer2, a
lcall konversi
ret
dekanan2:
mov a, buffer
dekanan3:
mov a, buffer2
lcall konversi
ret
tampilawal:
mov r5, #1
mov dptr, #tr11
lcall cetak1
mov r5, #1
mov dptr, #tr12
lcall cetak2
lcall dly1000ms
mov r5, #1
mov dptr, #tr13
lcall cetak1
mov r5, #1
mov dptr, #tr14
lcall cetak2
lcall dly1000ms
mov r5, #1
mov dptr, #tr15
lcall cetak1
mov r5, #1
mov dptr, #tr16
lcall cetak2
lcall dly1000ms
mov r5, #1
mov dptr, #tr17
lcall cetak1

```

```

mov r5,#1
mov dptr,#tval8
lcall cetak2
lcall dly1000ms
mov r5,#1
mov dptr,#tval9
lcall cetak1
lcall dly1000ms
mov r5,#1
mov dptr,#tval1
lcall cetak1
mov r5,#1
mov dptr,#tval2
lcall cetak2
RET

```

scandata.

```

cjne a,#255,sel1
mov a,#20
jmp akhitrscan
cjne a,#254,sel2
mov a,#23
jmp akhitrscan
cjne a,#253,sel3
mov a,#24
jmp akhitrscan
cjne a,#252,sel4
mov a,#27
jmp akhitrscan
cjne a,#251,sel5
mov a,#28
jmp akhitrscan
cjne a,#250,sel6
mov a,#29
jmp akhitrscan
cjne a,#249,sel7
mov a,#29
jmp akhitrscan
cjne a,#248,sel8
mov a,#30
jmp akhitrscan
cjne a,#247,sel9
mov a,#30
jmp akhitrscan
cjne a,#246,sel10
mov a,#31
jmp akhitrscan
cjne a,#245,sel11
mov a,#31
jmp akhitrscan
cjne a,#244,sel12
mov a,#32
jmp akhitrscan
cjne a,#243,sel13
mov a,#32
jmp akhitrscan
cjne a,#242,sel14
mov a,#33

```


sel33: cjne a,#224,sel34
 mov a,#43
 ljmp akhitrscan
sel34: cjne a,#223,sel35
 mov a,#44
 ljmp akhitrscan
sel35: cjne a,#222,sel36
 mov a,#44
 ljmp akhitrscan
sel36: cjne a,#221,sel37
 mov a,#45
 ljmp akhitrscan
sel37: cjne a,#220,sel38
 mov a,#46
 ljmp akhitrscan
sel38: cjne a,#219,sel39
 mov a,#47
 ljmp akhitrscan
sel39: cjne a,#218,sel40
 mov a,#47
 ljmp akhitrscan
sel40: cjne a,#217,sel41
 mov a,#48
 ljmp akhitrscan
sel41: cjne a,#216,sel42
 mov a,#48
 ljmp akhitrscan
sel42: cjne a,#215,sel43
 mov a,#49
 ljmp akhitrscan
sel43: cjne a,#214,sel44
 mov a,#49
 ljmp akhitrscan
sel44: cjne a,#213,sel45
 mov a,#50
 ljmp akhitrscan
sel45: cjne a,#212,sel46
 mov a,#50
 ljmp akhitrscan
sel46: cjne a,#211,sel47
 mov a,#50
 ljmp akhitrscan
sel47: cjne a,#210,sel48
 mov a,#50
 ljmp akhitrscan
sel48: cjne a,#209,sel49
 mov a,#51
 ljmp akhitrscan
sel49: cjne a,#209,sel50
 mov a,#52
 ljmp akhitrscan
sel50: cjne a,#208,sel51
 mov a,#53
 ljmp akhitrscan
sel51: cjne a,#207,sel52
 mov a,#54
 ljmp akhitrscan
sel52: cjne a,#206,sel53

```

sel14:  jmp akhitrscan
        cjne a,#241,sel15
        mov a,#33
sel15:  jmp akhitrscan
        cjne a,#242,sel16
        mov a,#34
sel16:  jmp akhitrscan
        cjne a,#241,sel17
        mov a,#34
sel17:  jmp akhitrscan
        cjne a,#240,sel18
        mov a,#35
sel18:  jmp akhitrscan
        cjne a,#239,sel19
        mov a,#36
sel19:  jmp akhitrscan
        cjne a,#238,sel20
        mov a,#36
sel20:  jmp akhitrscan
        cjne a,#237,sel21
        mov a,#37
sel21:  jmp akhitrscan
        cjne a,#236,sel22
        mov a,#37
sel22:  jmp akhitrscan
        cjne a,#235,sel23
        mov a,#38
sel23:  jmp akhitrscan
        cjne a,#234,sel24
        mov a,#38
sel24:  jmp akhitrscan
        cjne a,#233,sel25
        mov a,#39
sel25:  jmp akhitrscan
        cjne a,#232,sel26
        mov a,#39
sel26:  jmp akhitrscan
        cjne a,#231,sel27
        mov a,#40
sel27:  jmp akhitrscan
        cjne a,#230,sel28
        mov a,#40
sel28:  jmp akhitrscan
        cjne a,#229,sel29
        mov a,#41
sel29:  jmp akhitrscan
        cjne a,#228,sel30
        mov a,#41
sel30:  jmp akhitrscan
        cjne a,#227,sel31
        mov a,#42
sel31:  jmp akhitrscan
        cjne a,#226,sel32
        mov a,#42
sel32:  jmp akhitrscan
        cjne a,#225,sel33
        mov a,#43
        jmp akhitrscan

```

```

mov a,#55
jmp akhitrscan
cjne a,#205,sel54
mov a,#56
jmp akhitrscan
cjne a,#204,sel55
mov a,#57
jmp akhitrscan
cjne a,#203,sel56
mov a,#58
jmp akhitrscan
cjne a,#202,sel57
mov a,#59
jmp akhitrscan
cjne a,#201,sel58
mov a,#60
jmp akhitrscan
cjne a,#200,sel59
mov a,#60
jmp akhitrscan
cjne a,#199,sel60
mov a,#61
jmp akhitrscan
cjne a,#198,sel61
mov a,#61
jmp akhitrscan
cjne a,#197,sel62
mov a,#62
jmp akhitrscan
cjne a,#196,sel63
mov a,#62
jmp akhitrscan
cjne a,#195,sel64
mov a,#63
jmp akhitrscan
cjne a,#194,sel65
mov a,#63
jmp akhitrscan
cjne a,#193,sel66
mov a,#64
jmp akhitrscan
cjne a,#192,sel67
mov a,#64
jmp akhitrscan
cjne a,#191,sel68
mov a,#65
jmp akhitrscan
cjne a,#190,sel69
mov a,#65
jmp akhitrscan
cjne a,#189,sel70
mov a,#66
jmp akhitrscan
cjne a,#188,sel71
mov a,#66
jmp akhitrscan
cjne a,#187,sel72
mov a,#67

```

```

sel72: jmp akhirsca
      cje a,#186,sel73
      mov a,#67
      jmp akhirsca
sel73: jmp akhirsca
      cje a,#185,sel74
      mov a,#68
      jmp akhirsca
sel74: jmp akhirsca
      cje a,#184,sel75
      mov a,#69
      jmp akhirsca
sel75: jmp akhirsca
      cje a,#183,sel76
      mov a,#69
      jmp akhirsca
sel76: jmp akhirsca
      cje a,#182,sel77
      mov a,#70
      jmp akhirsca
sel77: jmp akhirsca
      cje a,#181,sel78
      mov a,#70
      jmp akhirsca
sel78: jmp akhirsca
      cje a,#180,sel79
      mov a,#70
      jmp akhirsca
sel79: jmp akhirsca
      cje a,#179,sel80
      mov a,#71
      jmp akhirsca
sel80: jmp akhirsca
      cje a,#178,sel81
      mov a,#72
      jmp akhirsca
sel81: jmp akhirsca
      cje a,#177,sel82
      mov a,#73
      jmp akhirsca
sel82: jmp akhirsca
      cje a,#176,sel83
      mov a,#74
      jmp akhirsca
sel83: jmp akhirsca
      cje a,#175,sel84
      mov a,#75
      jmp akhirsca
sel84: jmp akhirsca
      cje a,#174,sel85
      mov a,#76
      jmp akhirsca
sel85: jmp akhirsca
      cje a,#173,sel86
      mov a,#77
      jmp akhirsca
sel86: jmp akhirsca
      cje a,#172,sel87
      mov a,#78
      jmp akhirsca
sel87: jmp akhirsca
      cje a,#171,sel88
      mov a,#79
      jmp akhirsca
sel88: jmp akhirsca
      cje a,#170,sel89
      mov a,#80
      jmp akhirsca
sel89: jmp akhirsca
      cje a,#169,sel90
      mov a,#81
      jmp akhirsca
sel90: jmp akhirsca
      cje a,#168,sel91
      mov a,#81
      jmp akhirsca

```

```

sel91:  cjne a,#167,sel92
        mov a,#82
        jmp akhitrscan
sel92:  cjne a,#166,sel93
        mov a,#82
        jmp akhitrscan
sel93:  cjne a,#165,sel94
        mov a,#83
        jmp akhitrscan
sel94:  cjne a,#164,sel95
        mov a,#83
        jmp akhitrscan
sel95:  cjne a,#163,sel96
        mov a,#84
        jmp akhitrscan
sel96:  cjne a,#162,sel97
        mov a,#84
        jmp akhitrscan
sel97:  cjne a,#161,sel98
        mov a,#85
        jmp akhitrscan
sel98:  cjne a,#160,sel99
        mov a,#85
        jmp akhitrscan
sel99:  cjne a,#159,sel100
        mov a,#86
        jmp akhitrscan
sel100: cjne a,#158,sel101
        mov a,#86
        jmp akhitrscan
sel101: cjne a,#157,sel102
        mov a,#87
        jmp akhitrscan
sel102: cjne a,#156,sel103
        mov a,#87
        jmp akhitrscan
sel103: cjne a,#155,sel104
        mov a,#88
        jmp akhitrscan
sel104: cjne a,#154,sel105
        mov a,#88
        jmp akhitrscan
sel105: cjne a,#153,sel106
        mov a,#89
        jmp akhitrscan
sel106: cjne a,#152,sel107
        mov a,#89
        jmp akhitrscan
sel107: cjne a,#151,sel108
        mov a,#90
        jmp akhitrscan
sel108: cjne a,#150,sel109
        mov a,#90
        jmp akhitrscan
sel109: cjne a,#149,sel110
        mov a,#91
        jmp akhitrscan
sel110: cjne a,#148,sel111

```

```

mov a,#91
sel111: cjne a,#147,sel112
        jmp akhtrscan
        mov a,#92
sel112: cjne a,#146,sel113
        jmp akhtrscan
        mov a,#92
sel113: cjne a,#145,sel114
        jmp akhtrscan
        mov a,#93
sel114: cjne a,#144,sel115
        jmp akhtrscan
        mov a,#93
sel115: cjne a,#143,sel116
        jmp akhtrscan
        mov a,#93
sel116: cjne a,#142,sel117
        jmp akhtrscan
        mov a,#94
sel117: cjne a,#141,sel118
        jmp akhtrscan
        mov a,#94
sel118: cjne a,#140,sel119
        jmp akhtrscan
        mov a,#94
sel119: cjne a,#139,sel120
        jmp akhtrscan
        mov a,#95
sel120: cjne a,#138,sel121
        jmp akhtrscan
        mov a,#95
sel121: cjne a,#137,sel122
        jmp akhtrscan
        mov a,#95
sel122: cjne a,#136,sel123
        jmp akhtrscan
        mov a,#96
sel123: cjne a,#135,sel124
        jmp akhtrscan
        mov a,#96
sel124: cjne a,#134,sel125
        jmp akhtrscan
        mov a,#96
sel125: cjne a,#133,sel126
        jmp akhtrscan
        mov a,#97
sel126: cjne a,#132,sel127
        jmp akhtrscan
        mov a,#97
sel127: cjne a,#131,sel128
        jmp akhtrscan
        mov a,#97
sel128: cjne a,#130,sel129
        jmp akhtrscan
        mov a,#98
sel129: cjne a,#129,sel130
        jmp akhtrscan
        mov a,#98

```

```

sel130:  cjne a,#128,sel131
          jmp akhirsca
          mov a,#99
          jmp akhirsca
sel131:  cjne a,#127,sel132
          mov a,#99
          jmp akhirsca
sel132:  cjne a,#126,sel133
          mov a,#100
          jmp akhirsca
sel133:  cjne a,#125,sel134
          mov a,#100
          jmp akhirsca
sel134:  cjne a,#124,sel135
          mov a,#101
          jmp akhirsca
sel135:  cjne a,#123,sel136
          mov a,#101
          jmp akhirsca
sel136:  cjne a,#122,sel137
          mov a,#102
          jmp akhirsca
sel137:  cjne a,#121,sel138
          mov a,#102
          jmp akhirsca
sel138:  cjne a,#120,sel139
          mov a,#103
          jmp akhirsca
sel139:  cjne a,#119,sel140
          mov a,#103
          jmp akhirsca
sel140:  cjne a,#118,sel141
          mov a,#103
          jmp akhirsca
sel141:  cjne a,#117,sel142
          mov a,#104
          jmp akhirsca
sel142:  cjne a,#116,sel143
          mov a,#104
          jmp akhirsca
sel143:  cjne a,#115,sel144
          mov a,#104
          jmp akhirsca
sel144:  cjne a,#114,sel145
          mov a,#105
          jmp akhirsca
sel145:  cjne a,#113,sel146
          mov a,#105
          jmp akhirsca
sel146:  cjne a,#112,sel147
          mov a,#105
          jmp akhirsca
sel147:  cjne a,#111,sel148
          mov a,#106
          jmp akhirsca
sel148:  cjne a,#110,sel149
          mov a,#106
          jmp akhirsca

```

sel149: cjne a,#109,sel150
 mov a,#106
 ljmp akhirsca
 cjne a,#108,sel151
 mov a,#107
sel150: cjne a,#107,sel152
 ljmp akhirsca
 mov a,#107
sel151: cjne a,#106,sel153
 ljmp akhirsca
 mov a,#107
sel152: cjne a,#105,sel154
 ljmp akhirsca
 mov a,#108
sel153: cjne a,#104,sel155
 ljmp akhirsca
 mov a,#108
sel154: cjne a,#103,sel156
 ljmp akhirsca
 mov a,#109
sel155: cjne a,#102,sel157
 ljmp akhirsca
 mov a,#109
sel156: cjne a,#101,sel158
 ljmp akhirsca
 mov a,#110
sel157: cjne a,#100,sel159
 ljmp akhirsca
 mov a,#110
sel158: cjne a,#99,sel160
 ljmp akhirsca
 mov a,#111
sel159: cjne a,#98,sel161
 ljmp akhirsca
 mov a,#111
sel160: cjne a,#97,sel162
 ljmp akhirsca
 mov a,#112
sel161: cjne a,#96,sel163
 ljmp akhirsca
 mov a,#112
sel162: cjne a,#95,sel164
 ljmp akhirsca
 mov a,#113
sel163: cjne a,#94,sel165
 ljmp akhirsca
 mov a,#113
sel164: cjne a,#93,sel166
 ljmp akhirsca
 mov a,#114
sel165: cjne a,#92,sel167
 ljmp akhirsca
 mov a,#114
sel166: cjne a,#91,sel168
 ljmp akhirsca
 mov a,#115
sel167: cjne a,#90,sel169
 ljmp akhirsca
 mov a,#90,sel169
sel168:

mov a,#115
sel169: cjne a,#89,sel170
 jmp akhtrscan
 mov a,#116
sel170: cjne a,#88,sel171
 jmp akhtrscan
 mov a,#116
sel171: cjne a,#87,sel172
 jmp akhtrscan
 mov a,#117
sel172: cjne a,#86,sel173
 jmp akhtrscan
 mov a,#117
sel173: cjne a,#85,sel174
 jmp akhtrscan
 mov a,#118
sel174: cjne a,#84,sel175
 jmp akhtrscan
 mov a,#119
sel175: cjne a,#83,sel176
 jmp akhtrscan
 mov a,#119
sel176: cjne a,#82,sel177
 jmp akhtrscan
 mov a,#119
sel177: cjne a,#81,sel178
 jmp akhtrscan
 mov a,#120
sel178: cjne a,#82,sel179
 jmp akhtrscan
 mov a,#120
sel179: cjne a,#81,sel180
 jmp akhtrscan
 mov a,#121
sel180: cjne a,#80,sel181
 jmp akhtrscan
 mov a,#122
sel181: cjne a,#79,sel182
 jmp akhtrscan
 mov a,#123
sel182: cjne a,#78,sel183
 jmp akhtrscan
 mov a,#124
sel183: cjne a,#77,sel184
 jmp akhtrscan
 mov a,#125
sel184: cjne a,#76,sel185
 jmp akhtrscan
 mov a,#126
sel185: cjne a,#75,sel186
 jmp akhtrscan
 mov a,#127
sel186: cjne a,#74,sel187
 jmp akhtrscan
 mov a,#128
sel187: cjne a,#73,sel188
 jmp akhtrscan
 mov a,#129

```

sel188: cjne a,#72,sel189
        jmp akhirsca
        mov a,#129
        jmp akhirsca
sel189: cjne a,#71,sel190
        mov a,#130
        jmp akhirsca
sel190: cjne a,#70,sel191
        mov a,#130
        jmp akhirsca
sel191: cjne a,#69,sel192
        mov a,#131
        jmp akhirsca
sel192: cjne a,#68,sel193
        mov a,#132
        jmp akhirsca
sel193: cjne a,#67,sel194
        mov a,#133
        jmp akhirsca
sel194: cjne a,#66,sel195
        mov a,#134
        jmp akhirsca
sel195: cjne a,#65,sel196
        mov a,#135
        jmp akhirsca
sel196: cjne a,#64,sel197
        mov a,#136
        jmp akhirsca
sel197: cjne a,#63,sel198
        mov a,#137
        jmp akhirsca
sel198: cjne a,#62,sel199
        mov a,#138
        jmp akhirsca
sel199: cjne a,#61,sel200
        mov a,#139
        jmp akhirsca
sel200: cjne a,#60,sel201
        mov a,#140
        jmp akhirsca
sel201: cjne a,#59,sel202
        mov a,#141
        jmp akhirsca
sel202: cjne a,#58,sel203
        mov a,#141
        jmp akhirsca
sel203: cjne a,#57,sel204
        mov a,#142
        jmp akhirsca
sel204: cjne a,#56,sel205
        mov a,#142
        jmp akhirsca
sel205: cjne a,#55,sel206
        mov a,#143
        jmp akhirsca
sel206: cjne a,#54,sel207
        mov a,#143
        jmp akhirsca
        jmp akhirsca

```

```

sel207: cjne a,#53,sel208
         mov a,#144
         jmp akhirscaan
sel208: cjne a,#52,sel209
         mov a,#145
         jmp akhirscaan
         sel209: mov a,#145
         akhirscaan:
         ret
busek:  mov r5,#1
         mov dptr,#hapu
         call cetak1
         mov r5,#1
         mov dptr,#hapu
         call cetak2
         ret
konversi:
         mov b,#100
         div ab
         mov r1,b
         ori a,#30h
         call dataout
         mov a,r1
         mov b,#10
         div ab
         mov r1,b
         ori a,#30h
         call dataout
         mov a,r1
         mov b,#10
         div ab
         mov r1,b
         ori a,#30h
         call dataout
         mov a,r1
         ori a,#30h
         call dataout
         ret
kon:
         mov b,#100
         div ab
         mov r0,b
         cjne a,#0,kon000
         sjmp kon102
kon000: cjne a,#1,kon100
         mov a,#se
         call suara
         sjmp kon101
kon100: call scan
kon101: mov a,#ratus
         call suara
kon102: mov a,r0
         mov b,#10
         div ab
         mov r0,b
         cjne a,#1,kon1

```

```

cjne r0,#1,kon10
mov a,#se
lcall suara
mov a,#belas
lcall suara
ret
kon11: mov a,r0
lcall scan
mov a,#belas
lcall suara
ret
kon1:  cjne a,#0,kon2
mov a,r0
lcall scan
ret
kon2:  lcall scan
mov a,#puluh
lcall suara
mov a,r0
lcall scan
ret

```

```

scan:  cjne a,#1,scan2
mov a,#satu
ljmp scanakhir
scan2: cjne a,#2,scan3
mov a,#dua
ljmp scanakhir
scan3: cjne a,#3,scan4
mov a,#tiga
ljmp scanakhir
scan4: cjne a,#4,scan5
mov a,#empat
ljmp scanakhir
scan5: cjne a,#5,scan6
mov a,#lima
ljmp scanakhir
scan6: cjne a,#6,scan7
mov a,#enam
ljmp scanakhir
scan7: cjne a,#7,scan8
mov a,#tujuh
ljmp scanakhir
scan8: cjne a,#8,scan9
mov a,#delapan
ljmp scanakhir
scan9: cjne a,#9,scan10
mov a,#sembilan
ljmp scanakhir
scan10:

```

```

;mov a,#kosong
;scnakhtir:
;call suara
;scnakhtir:
;ret
suara:
;mov p3,a
;call dly100ms
;call dly100ms
;clr play
;nop
;nop
;setb play
;jb com,s
;ret

```

```

;Check SCL Line Routine
;Input : none
;Output : fready=0/1
;JB scl,SivRdy
CLR fready
SETB fready
RET
;SivRdy:
SETB fready
RET
;Start Condition Routine
;Input : none
;Output : none

```

```

;StartCon:
CLR scl
SETB sda
SETB scl
CLR sda
LCALL Delay5us
RET

```

```

;SCL Low
;SDA High
;SCL High
;SDA - 1 when SCL High

```

```

;Delay5us:
NOP
RET
;Delay3us:
RET
;Master Transmitter Routine
;Input : ACC <- Data/Address/Control byte
;Output : none

```

```

;Mix:
PUSH 07H
PUSH ACC
MOV R7,#8
CLR scl
RLC A
;NexBit:

```

```

;SCL Low -----
;(1) Data MSB first |

```

[illegible]

EOMRx:	POP	07H	(2)
	RET		(1)
;Check Valid Channel and Mode ;Input : Mode,Channel ;Output : Channel, MCOk Flag			
ChkMC:	PUSH	ACC	
	MOV	A,Mode	
CM0:	CJNE	A,#0,CM1	
Mode0:	MOV	NCh,#3	
	MOV	LCh,#Mode	
	MOV	A,Channel	
	CJNE	A,#4,\$+3	
	JC		
	MOV	Channel,#3	
	LJMP	ValidMC	
CM1:	CJNE	A,#1,CM2	
Mode1:	MOV	NCh,#2	
	MOV	LCh,#Ch3	
	MOV	A,Channel	
	CJNE	A,#3,\$+3	
	JC		
	MOV	Channel,#2	
CM2:	LJMP	ValidMC	
	CJNE	A,#2,CM3	
Mode2:	MOV	NCh,#2	
	MOV	LCh,#Ch3	
	MOV	A,Channel	
	CJNE	A,#3,\$+3	
	JC		
	MOV	Channel,#2	
	LJMP	ValidMC	
CM3:	CJNE	A,#3,InvalidMC	
Mode3:	MOV	NCh,#1	
	MOV	LCh,#Ch2	
	MOV	A,Channel	
	CJNE	A,#2,\$+3	
	JC		
	MOV	Channel,#1	
InvalidMC:	CLR	MCOk	
	POP	ACC	
ValidMC:	SFTB	MCOk	
	POP	ACC	
	RET		
;Init ADDA Mode Routine ;Input : Mode,Channel,AutoInc,OutputEnb ;Output : ADDACB,InitDone Flag ;InitADDA:			
	PUSH	ACC	
	PUSH	B	
	LCALL	ChkMC	


```

MOV R7,NCh
LCALL MRx
MOV @R0,A
INC R0
MOV A,R0
CJNE ALCh,GoAhead
MOV R0,#Ch0
DJNZ R7,NxCh
SETB FLB
LCALL MRx
SETB FLB
LCALL MRx
LCALL StopCon
MOV @R0,A
LCALL StopCon
AJMP ExitReadADC
MOV R0,#Channel
LCALL StartCon
LCALL MTx
JNB FACK,ReadADCAbout
CLR FLB
LCALL MRx
SETB FLB
LCALL MRx
LCALL MTx
JNB FACK,ReadADCAbout
ReadADCChx:
MOV R0,#Ch0
DJNZ R7,NxCh
SETB FLB
LCALL MRx
MOV @R0,A
LCALL StopCon
AJMP ExitReadADC
MOV R0,#Channel
LCALL StartCon
LCALL MTx
JNB FACK,ReadADCAbout
LCALL MRx
CLR FLB
MOV Ch0,A
AJMP ExitReadADC
CJNE @R0,#0,ChCh1
MOV Ch1,A
AJMP ExitReadADC
CJNE @R0,#1,ChCh2
MOV Ch2,A
AJMP ExitReadADC
CJNE @R0,#2,ADCCCh3
MOV Ch3,A
AJMP ExitReadADC
LCALL StopCon
ExitReadADC:
POP 07H
POP 00H
POP ACC
RET

```

```

;Write to DAC Routine
;Input : A < Slave Address (0-7)
;B < DAC Data
;Output : Output Enable Flag Set
;
PUSH ACC
PUSH B
JNB InitDone,ExitWriteDAC
LCALL ChkSCLCon
JNB Isready,ExitWriteDAC
RL A
ANL A,#0EH
ORL A,#90H
LCALL StartCon
LCALL MTx
JNB FACK,WriteDACAbout
MOV A,ADDACB
SETB ACC.6

```

```

;1001XXXX0B
;0000XXXX0B

```

LCALL Mix
JNB FACK,WriteDACAbort
XCH A,B
LCALL MTx
WriteDACAbort: LCALL StopCon
POP B
ExitWriteDAC: POP ACC
RET

_____,routine led

bais2:
mov a,r5
add a,#0c0h ;11000000b
sjmp postisub
bais1:
mov a,r5
add a,#80h, 10000000b
postisub:
dec a
call controlout
ret

cetak2:
call bais2
sjmp ansa
cetak1:
call bais1
ansa:
sjmp outstring
loop:
call dataout
inc dptr
outstring:
clr a
move a,@a+dptr
cjne a,#5,loop
ret

controlout:
push dph
push dpl
clr rs
sjmp out
dataout:
push dph
push dpl
setb rs
out:
setb c

call gsesr
mov r6,#250
djnz r6,\$
pop dpl
pop dph
clr e
ret

gsesr:
clr con_led
mov b,#8

```

a1:
mov a
mov data_lcd,c
nop
nop
nop
nop
nop
setb con_lcd
nop
nop
nop
nop
nop
clr con_lcd
djnz b,a1
ret
delay:
mov r6,#00h
dlylcdp:
mov r7,#00h
djnz r7,$
djnz r6,dlylcdp
ret
delay2:
mov r3,#00h
ldelay1:
lcall delay
djnz r3,ldelay1
djnz r2,ldelay2
ret
ldelay:
ret
ldelay2:
mov r3,#00h
ldelay1:
lcall delay
djnz r3,ldelay1
djnz r2,ldelay2
ret
ldelay:
mov r7,#00h
djnz r7,$
djnz r7,$
ret
initlcd:
mov a,#dispcler
lcall controlout
lcall delay
mov a,#funcset
lcall controlout
mov a,#dispon
lcall controlout
mov a,#entmod
lcall controlout
ret
initlcd:
mov a,#dispcler
lcall controlout
lcall delay
mov a,#funcset
lcall controlout
mov a,#dispon
lcall controlout
mov a,#entmod
lcall controlout
ret
-- Routine delay --
push tmod
mov tmod,#21h
mov th0,#03fh
mov tl0,#0f0h
setb tr0
jbc tfo,sudah
jb detak,lewat
inc buffer
lewat:
ajmp t50ms
clr tr0
sudah:

```

```

dr: db ' Darah rendah $'
nm: db ' Normal minimal $'
nt: db ' Normal ideal $'
nx: db ' Normal Maximal $'
hr1: db ' Hip. tahap I $'
hr2: db ' Hip. tahap II $'
hr3: db ' Hip. tahap III $'

```

```

ret
djnz r6,Waktu
mov r7,#247
djnz r7,$
djnz r6,Waktu
waktu:
; Timer 0,5 ms
; R6 = perkalian
jmp waktu
mov r6,#20
dly10ms:
jmp waktu
mov r6,#200
dly100ms:
ret
djnz r2,UIDel
call dly100ms
UIDel:
mov r2,#10
dly100ms:
;
;
; rutin delay
;

```

```

pop tmod
ret
dldet: mov r7,#200;20
call d50ms
djnz r7,dldet1
ret
hitung: jb detak,kom0
jnb detak,$
call dly100ms
call dly100ms
call dly100ms
call dly100ms
call dly100ms
inc buffer
mov a,lke2
cjne a,#200,terus;100
jc hitung
mov lke2,#0
ret

```

```

hd4: db 'Hip, tahap IV $'
pe: db 'Pembacaan error $'
hapus: db ' $'
detak0: db 'Tanda $'
detak1: db 'Detak/menit $'
tekanan: db 'Tekanan $'
twal1: db 'Alat Pendeteksi $'
twal2: db 'Tekanan Darah $'
twal3: db 'Suhu Badan $'
twal4: db 'Denyut Jantung $'
twal5: db 'Oleh $'
twal6: db 'OKTAVIANTO $'
twal7: db 'NIM $'
twal8: db ' 03.52.010 $'
twal9: db 'T.ELEKTRO D-III $'
tawal1: db 'Pengontrol $'
tawal2: db 'Kesehatan $'
tek1: db 'Pengukuran $'
tek2: db 'Tekanan Darah $'
tsistolc: db 'Sistolc $'
tdistolc: db 'Diastole $'
end

```



Rev. 2407A-10/01



8-bit
Microcontroller
with 4K Bytes
In-System
Programmable
Flash

AT89S51

Preliminary

- Features**
- Compatible with MCS-51® Products
 - 8K Bytes of In-System Programmable (ISP) Flash Memory
 - Endurance: 1000 Write/Erase Cycles
 - 0V to 5.5V Operating Range
 - fully Static Operation: 0 Hz to 33 MHz
 - three-level Program Memory Lock
 - 28 x 8-bit Internal RAM
 - 2 Programmable I/O Lines
 - two 16-bit Timer/Counters
 - 1x Interrupt Sources
 - Full Duplex UART Serial Channel
 - Power-down Modes
 - Interrupt Recovery from Power-down Mode
 - Watchdog Timer
 - Serial Data Pointer
 - Power-off Flag
 - ISP Programming Time
 - Exibble ISP Programming (Byte and Page Mode)


AT89S51 is a low-power, high-performance CMOS 8-bit microcontroller with 4K Bytes of in-system programmable Flash memory. The device is manufactured using an advanced 1.5µm CMOS technology and is compatible with the industry standard 80C51 instruction set and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with in-system programmable Flash on a single chip, the Atmel AT89S51 is a powerful microcontroller which provides a highly-flexible and cost-effective solution to many embedded control applications.

AT89S51 provides the following standard features: 4K Bytes of Flash, 128 Bytes of I/O lines, Watchdog timer, two data pointers, two 16-bit timer/counters, a five-level interrupt architecture, a full duplex serial port, on-chip oscillator, and circuitry. In addition, the AT89S51 is designed with static logic for operation to zero frequency and supports two software selectable power saving modes. Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and interrupt system to continue functioning. The Power-down mode saves the RAM content but freezes the oscillator, disabling all other chip functions until the next external reset or hardware reset.


n Configurations



PDIP




TOP



PLCC

AT89S51





n Description

C

Supply voltage.

ID

Ground.

IO

Port 0 is an 8-bit open drain bidirectional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.

Port 0 can also be configured to be the multiplexed low-order address/data bus during accesses to external program and data memory. In this mode, P0 has internal pull-ups.

Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. **External pull-ups are required during program verification.**

11

Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (I_{IL}) because of the internal pull-ups.

Port 1 also receives the low-order address bytes during Flash programming and verification.

Port Pin	Alternate Functions
P1.5	MOSI (used for In-System Programming)
P1.6	MISO (used for In-System Programming)
P1.7	SCK (used for In-System Programming)

12

Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (I_{IL}) because of the internal pull-ups.

Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during Flash programming and verification.

3

Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (I_{IL}) because of the pull-ups.

Port 3 receives some control signals for Flash programming and verification.

Port 3 also serves the functions of various special features of the AT89S51, as shown in the following table.

AT89S51



Port Pin	Alternate Functions
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INT0 (external interrupt 0)
P3.3	INT1 (external interrupt 1)
P3.4	T0 (timer 0 external input)
P3.5	T1 (timer 1 external input)
P3.6	WR (external data memory write strobe)
P3.7	RD (external data memory read strobe)

Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. This pin drives High for 98 oscillator periods after the Watchdog times out. The DIS-
RTO bit in SFR AUXR (address 8EH) can be used to disable this feature. In the default state
of bit DISRTO, the RESET HIGH out feature is enabled.

/P/PROG

Address Latch Enable (ALE) is an output pulse for latching the low byte of the address during
accesses to external memory. This pin is also the program pulse input (P/PROG) during Flash
programming.
In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may
be used for external timing or clocking purposes. Note, however, that one ALE pulse is
skipped during each access to external data memory.
If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set,
ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled
high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution
mode.

N

Program Store Enable (PSEN) is the read strobe to external program memory.
When the AT89S51 is executing code from external program memory, PSEN is activated
twice each machine cycle, except that two PSEN activations are skipped during each access
to external data memory.

/PP

External Access Enable. EA must be strapped to GND in order to enable the device to fetch
code from external program memory locations starting at 0000H up to FFFFH. Note, however,
that if lock bit 1 is programmed, EA will be internally latched on reset.
EA should be strapped to V_{CC} for internal program executions.
This pin also receives the 12-volt programming enable voltage (V_{PP}) during Flash
programming.

L1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

L2

Output from the inverting oscillator amplifier



and write accesses will have an indeterminate effect.

[illegible]

User software should not write 1s to these unlisted locations, since they may be used in future products to invoke new features. In that case, the reset or inactive values of the new bits will always be 0.

Interrupt Registers: The individual interrupt enable bits are in the IE register. Two priorities can be set for each of the five interrupt sources in the IP register.

Table 2. AUXR: Auxiliary Register

AUXR	Address = 8EH	Reset Value = XXX00XX0B						
Not Bit Addressable								
Bit	7	6	5	4	3	2	1	0
DISALE	-	-	-	WDIDLE	DISRSTO	-	-	DISALE
	Reserved for future expansion							
DISALE	Disable/Enable ALE							
	DISALE							
DISRSTO	Operating Mode							
	0	ALE is emitted at a constant rate of 1/6 the oscillator frequency						
DISRSTO	1	ALE is active only during a MOVX or MOVX instruction						
	Disable/Enable Reset out							
WDIDLE	DISRSTO							
	0	Reset pin is driven High after WDT times out						
WDIDLE	1	Reset pin is input only						
	Disable/Enable WDT in IDLE mode							
WDIDLE	WDT continues to count in IDLE mode							
0	WDT continues to count in IDLE mode							
1	WDT halts counting in IDLE mode							

Dual Data Pointer Registers: To facilitate accessing both internal and external data memory, two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-83H and DP1 at 84H-85H. Bit DPS = 0 in SFR AUXR1 selects DP0 and DPS = 1 selects DP1. The user should always initialize the DPS bit to the appropriate value before accessing the respective Data Pointer Register.



Power Off Flag: The Power Off Flag (POF) is located at bit 4 (PCON.4) in the PCON SFR. POF is set to "1" during power up. It can be set and reset under software control and is not affected by reset.



Table 3. AUXR1: Auxiliary Register 1

AUXR1		Address = A2H		Reset Value = XXXXXXXX0B					
Not Bit		Addressable							
Bit	7	6	5	4	3	2	1	0	
	-	-	-	-	-	-	-	DPS	
Reserved for future expansion									
Data Pointer Register Select									
DPS									
0									Selects DPTR Registers DP0L, DP0H
1									Selects DPTR Registers DP1L, DP1H

Memory Organization

Program Memory

If the EA pin is connected to GND, all program fetches are directed to external memory. On the AT89S51, if EA is connected to V_{CC}, program fetches to addresses 0000H through FFFFH are directed to internal memory and fetches to addresses 1000H through FFFFH are directed to external memory.

Data Memory

The AT89S51 implements 128 bytes of on-chip RAM. The 128 bytes are accessible via direct and indirect addressing modes. Stack operations are examples of indirect addressing, so the 128 bytes of data RAM are available as stack space.

Watchdog Timer

Enabled with (set-out)

Using the WDT

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upsets. The WDT consists of a 14-bit counter and the Watchdog Timer Reset (WDTRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, it will increment every machine cycle while the oscillator is running. There is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST pin.

To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, the user needs to service it by writing 01EH and 0E1H to WDTRST to avoid a WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH), and this will reset the device. When the WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycles. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write-only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET pulse duration is 98xTOSC, where TOSC=1/FOSC. To make the best use of the WDT, it

AT89S51

should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

WDT During Power-down and Idle

In Power-down mode the oscillator stops, which means the WDT also stops. While in Power-down mode, the user does not need to service the WDT. There are two methods of exiting Power-down mode: by a hardware reset or via a level-activated external interrupt, which is enabled prior to entering Power-down mode. When Power-down is exited with hardware reset, servicing the WDT should occur as it normally does whenever the AT89S51 is reset. Exiting Power-down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service for the interrupt used to exit Power-down mode.

To ensure that the WDT does not overflow within a few states of exiting Power-down, it is best to reset the WDT just before entering Power-down mode.

Before going into the IDLE mode, the WDIDLE bit in SFR AUXR is used to determine whether the WDT continues to count if enabled. The WDT keeps counting during IDLE (WDIDLE bit = 0) as the default state. To prevent the WDT from resetting the AT89S51 while in IDLE mode, the user should always set up a timer that will periodically exit IDLE, service the WDT, and reenter IDLE mode.

With WDIDLE bit enabled, the WDT will stop to count in IDLE mode and resumes the count upon exit from IDLE.

UART

The UART in the AT89S51 operates the same way as the UART in the AT89C51. For further information on the UART operation, refer to the ATMEL Web site (<http://www.atmel.com>). From the home page, select 'Products', then '8051-Architecture Flash Microcontroller', then 'Product Overview'.

Timer 0 and 1

Timer 0 and Timer 1 in the AT89S51 operate the same way as Timer 0 and Timer 1 in the AT89C51. For further information on the timers' operation, refer to the ATMEL Web site (<http://www.atmel.com>). From the home page, select 'Products', then '8051-Architecture Flash Microcontroller', then 'Product Overview'.

Interrupts

The AT89S51 has a total of five interrupt vectors: two external interrupts ($\overline{INT0}$ and $\overline{INT1}$), two timer interrupts (Timers 0 and 1), and the serial port interrupt. These interrupts are all shown in Figure 1.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once.

Note that Table 4 shows that bit position IE.6 is unimplemented. In the AT89S51, bit position IE.5 is also unimplemented. User software should not write 1s to these bit positions, since they may be used in future AT89 products.

The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle.

Table 4. Interrupt Enable (IE) Register


(MSB)				(LSB)			
EA	—	—	ES	ET1	EX1	ET0	EX0

Enable Bit = 1 enables the interrupt.
Enable Bit = 0 disables the interrupt.

Symbol	Position	Function
EA	IE.7	Disables all interrupts. If EA = 0, no interrupt is acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.
—	IE.6	Reserved
—	IE.5	Reserved
ES	IE.4	Serial Port interrupt enable bit
ET1	IE.3	Timer 1 interrupt enable bit
EX1	IE.2	External interrupt 1 enable bit
ET0	IE.1	Timer 0 interrupt enable bit
EX0	IE.0	External interrupt 0 enable bit

User software should never write 1s to reserved bits, because they may be used in future AT89 products.


Figure 1. Interrupt Sources



Oscillator Characteristics


XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 2. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven, as shown in Figure 3. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed.

Figure 2. Oscillator Connections



Note: C1, C2 = 30 pF \pm 10 pF for Crystals = 40 pF \pm 10 pF for Ceramic Resonators

Figure 3. External Clock Drive Configuration



Mode

In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special function registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.

Note that when idle mode is terminated by a hardware reset, the device normally resumes program execution from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that invokes idle mode should not write to a port pin or to external memory.

Power-down Mode

In the Power-down mode, the oscillator is stopped, and the instruction that invokes Power-down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power-down mode is terminated. Exit from Power-down mode can be initiated either by a hardware reset or by activation of an enabled external interrupt into INT0 or INT1. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before V_{CC} is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.

Table 5. Status of External Pins During Idle and Power-down Modes

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

Program Memory Lock Bits

The AT89S51 has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the following table.

Table 6. Lock Bit Protection Modes

Program Lock Bits				Protection Type
	LB1	LB2	LB3	
1	U	U	U	No program lock features
2	P	U	U	MOVX instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset, and further programming of the Flash memory is disabled
3	P	P	U	Same as mode 2, but verify is also disabled
4	P	P	P	Same as mode 3, but external execution is also disabled

When lock bit 1 is programmed, the logic level at the \overline{EA} pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of \overline{EA} must agree with the current logic level at that pin in order for the device to function properly.

Programming Flash – Parallel Mode

The AT89S51 is shipped with the on-chip Flash memory array ready to be programmed. The programming interface needs a high-voltage (12-volt) program enable signal and is compatible with conventional third-party Flash or EPROM programmers.

The AT89S51 code memory array is programmed byte-by-byte.

Programming Algorithm: Before programming the AT89S51, the address, data, and control signals should be set up according to the Flash programming mode table and Figures 13 and 14. To program the AT89S51, take the following steps:

1. Input the desired memory location on the address lines.
2. Input the appropriate data byte on the data lines.
3. Activate the correct combination of control signals.
4. Raise \overline{EA}/V_{PP} to 12V.
5. Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The byte-write cycle is self-timed and typically takes no more than 50 μ s. Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the object file is reached.

Data Polling: The AT89S51 features Data Polling to indicate the end of a byte write cycle. During a write cycle, an attempted read of the last byte written will result in the complement of the written data on P0.7. Once the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated.

Ready/Busy: The progress of byte programming can also be monitored by the $\overline{\text{RDY/BSY}}$ output signal. P3.0 is pulled low after ALE goes high during programming to indicate $\overline{\text{BUSY}}$. P3.0 is pulled high again when programming is done to indicate $\overline{\text{READY}}$.

Program Verify: If lock bits LB1 and LB2 have not been programmed, the programmed code data can be read back via the address and data lines for verification. The status of the individual lock bits can be verified directly by reading them back.

Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal verification of locations 000H, 100H, and 200H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows.

(000H) = 1EH indicates manufactured by Atmel
 (100H) = 51H indicates 89S51
 (200H) = 06H

Chip Erase: In the parallel programming mode, a chip erase operation is initiated by using the proper combination of control signals and by pulsing ALE/PROG low for a duration of 200 ns - 500 ns.

In the serial programming mode, a chip erase operation is initiated by issuing the Chip Erase instruction. In this mode, chip erase is self-timed and takes about 500 ms.

During chip erase, a serial read from any address location will return 00H at the data output.

Programming Flash – Serial Mode

The Code memory array can be programmed using the serial ISP interface while RST is pulled to V_{CC} . The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RST is set high, the Programming Enable instruction needs to be executed first before other operations can be executed. Before a reprogramming sequence can occur, a Chip Erase operation is required.

The Chip Erase operation turns the content of every memory location in the Code array into FFH.

Either an external system clock can be supplied at pin XTAL1 or a crystal needs to be connected across pins XTAL1 and XTAL2. The maximum serial clock (SCK) frequency should be less than 1/16 of the crystal frequency. With a 33 MHz oscillator clock, the maximum SCK frequency is 2 MHz.

Serial Programming Algorithm

To program and verify the AT89S51 in the serial programming mode, the following sequence is recommended:

1. Power-up sequence:
 Apply power between VCC and GND pins.
 Set RST pin to "H".
 If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 33 MHz clock to XTAL1 pin and wait for at least 10 milliseconds.
2. Enable serial programming by sending the Programming Enable serial instruction to pin MOSI/P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be less than the CPU clock at XTAL1 divided by 16.
3. The Code array is programmed one byte at a time in either the Byte or Page mode. The write cycle is self-timed and typically takes less than 0.5 ms at 5V.
4. Any memory location can be verified by using the Read instruction that returns the content at the selected address at serial output MISO/P1.6.
5. At the end of a programming session, RST can be set low to commence normal device operation.

Power-off sequence (if needed):
 Set XTAL1 to "L" (if a crystal is not used).
 Set RST to "L".
 Turn V_{CC} power off.

Data Polling: The Data Polling feature is also available in the serial mode. In this mode, during a write cycle an attempted read of the last byte written will result in the complement of the MSB of the serial output byte on MISO.

Serial Programming Instruction Set

The Instruction Set for Serial Programming follows a 4-byte protocol and is shown in Table 8 on page 18.

Parallel Programming Interface – Parallel Mode

Every code byte in the Flash array can be programmed by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion.

All major programming vendors offer worldwide support for the Atmel microcontroller series. Please contact your local programming vendor for the appropriate software revision.

Table 7. Flash Programming Modes

Operation	V _{CC}	RST	PSEN	ALE/ PROG	EA/ V _{PP}	P2.6	P2.7	P3.3	P3.6	P3.7	P0.7-0 Data	P2.3-0	P1.7-0
												Address	
Write Code Data	5V	H	L		12V	L	H	H	H	H	D _N	A11-8	A7-0
Read Code Data	5V	H	L	H	H	L	L	L	H	H	D _{OUT}	A11-8	A7-0
Write Lock Bit 1	5V	H	L		12V	H	H	H	H	H	X	X	X
Write Lock Bit 2	5V	H	L		12V	H	H	H	L	L	X	X	X
Write Lock Bit 3	5V	H	L		12V	H	L	H	H	L	X	X	X
Write Lock Bits 3	5V	H	L	H	H	H	H	L	H	L	P0.2, P0.3, P0.4	X	X
Erase	5V	H	L		12V	H	L	H	L	L	X	X	X
Atmel ID	5V	H	L	H	H	L	L	L	L	L	1EH	0000	00H
Device ID	5V	H	L	H	H	L	L	L	L	L	51H	0001	00H
Device ID	5V	H	L	H	H	L	L	L	L	L	06H	0010	00H

1. Each PROG pulse is 200 ns - 500 ns for Chip Erase.
2. Each PROG pulse is 200 ns - 500 ns for Write Code Data.
3. Each PROG pulse is 200 ns - 500 ns for Write Lock Bits.
4. RDY/BSY signal is output on P3.0 during programming.
5. X = don't care.

Figure 4. Programming the Flash Memory (Parallel Mode)





Figure 5. Verifying the Flash Memory (Parallel Mode)



Flash Programming and Verification Characteristics (Parallel Mode)

-20°C to 30°C , $V_{CC} = 4.5$ to 5.5V

Symbol	Parameter	Min	Max	Units
V_P	Programming Supply Voltage	11.5	12.5	V
	Programming Supply Current		10	mA
	V_{CC} Supply Current		30	mA
f_{CLCL}	Oscillator Frequency	3	33	MHz
t_{ASL}	Address Setup to $\overline{\text{PROG}}$ Low	$48t_{CLCL}$		
t_{AH}	Address Hold After $\overline{\text{PROG}}$	$48t_{CLCL}$		
t_{DSL}	Data Setup to $\overline{\text{PROG}}$ Low	$48t_{CLCL}$		
t_{DH}	Data Hold After $\overline{\text{PROG}}$	$48t_{CLCL}$		
t_{EH}	P2.7 (ENABLE) High to V_{PP}	$48t_{CLCL}$		
t_{VPSL}	V_{PP} Setup to $\overline{\text{PROG}}$ Low	10		μs
t_{VPH}	V_{PP} Hold After $\overline{\text{PROG}}$	10		μs
t_{PW}	$\overline{\text{PROG}}$ Width	0.2	1	μs
t_{AV}	Address to Data Valid		$48t_{CLCL}$	
t_{EV}	ENABLE Low to Data Valid		$48t_{CLCL}$	
t_{DF}	Data Float After ENABLE	0	$48t_{CLCL}$	
t_{BWH}	$\overline{\text{PROG}}$ High to $\overline{\text{BUSY}}$ Low		1.0	μs
t_{BWC}	Byte Write Cycle Time		50	μs

Fig. 6. Flash Programming and Verification Waveforms – Parallel Mode





Figure 7. Flash Memory Serial Downloading



Flash Programming and Verification Waveforms – Serial Mode

Figure 8. Serial Programming Waveforms




Table 8. Serial Programming Instruction Set

Instruction	Instruction Format				Operation
	Byte 1	Byte 2	Byte 3	Byte 4	
Programming Enable	1010 1100	0101 0011	xxxx xxxx	xxxx xxxx 0110 1001 (Output)	Enable Serial Programming while RST is high
Chip Erase	1010 1100	100x xxxx	xxxx xxxx	xxxx xxxx	Chip Erase Flash memory array
Read Program Memory (Byte Mode)	0010 0000	xxxx A1 A0 A2 A3	xxxx xxxx xxxx xxxx	xxxx xxxx xxxx xxxx	Read data from Program memory in the byte mode
Write Program Memory (Byte Mode)	0100 0000	xxxx A1 A0 A2 A3	xxxx xxxx xxxx xxxx	xxxx xxxx xxxx xxxx	Write data to Program memory in the byte mode
Write Lock Bits ⁽²⁾	1010 1100	1110 00 B1 B2	xxxx xxxx	xxxx xxxx	Write Lock bits. See Note (2).
Read Lock Bits	0010 0100	xxxx xxxx	xxxx xxxx	xx B1 B2 xx	Read back current status of the lock bits (a programmed lock bit reads back as a "1")
Read Signature Bytes ⁽¹⁾	0010 1000	xxx A5 A4 A2 A3 A1	0000 0000	Signature Byte	Read Signature Byte
Read Program Memory (Page Mode)	0011 0000	xxxx A1 A0 A2 A3	Byte 0	Byte 1... Byte 255	Read data from Program memory in the Page Mode (256 bytes)
Write Program Memory (Page Mode)	0101 0000	xxxx A1 A0 A2 A3	Byte 0	Byte 1... Byte 255	Write data to Program memory in the Page Mode (256 bytes)

1. The signature bytes are not readable in Lock Bit Modes 3 and 4.
2. B1 = 0, B2 = 0 → Mode 1, no lock protection
 B1 = 0, B2 = 1 → Mode 2, lock bit 1 activated
 B1 = 1, B2 = 0 → Mode 3, lock bit 2 activated
 B1 = 1, B2 = 1 → Mode 4, lock bit 3 activated
- Each of the lock bits needs to be activated sequentially before Mode 4 can be executed.

After Reset signal is high, SCK should be low for at least 64 system clocks before it goes high to clock in the enable data bytes. No pulsing of Reset signal is necessary. SCK should be no faster than 1/16 of the system clock at XTAL1.

For Page Read/Write, the data always starts from byte 0 to 255. After the command byte and upper address byte are latched, each byte thereafter is treated as data until all 256 bytes are shifted in/out. Then the next instruction will be ready to be decoded.

erial Programming Characteristics

Figure 9. Serial Programming Timing




Table 9. Serial Programming Characteristics, $T_A = -40^{\circ}\text{C}$ to 85°C , $V_{CC} = 4.0 - 5.5\text{V}$ (Unless Otherwise Noted)

Symbol	Parameter	Min	Typ	Max	Units
f_{CLCL}	Oscillator Frequency	0		33	MHz
t_{CLCL}	Oscillator Period	30			ns
t_{HSL}	SCK Pulse Width High	$8 t_{CLCL}$			ns
t_{LSH}	SCK Pulse Width Low	$8 t_{CLCL}$			ns
t_{OVSH}	MOSI Setup to SCK High	t_{CLCL}			ns
t_{SHOX}	MOSI Hold after SCK High	$2 t_{CLCL}$			ns
t_{LIV}	SCK Low to MISO Valid	10	16	32	ns
t_{RASE}	Chip Erase Instruction Cycle Time			500	ms
t_{WC}	Serial Byte Write Cycle Time			$64 t_{CLCL} + 400$	μs

Absolute Maximum Ratings*

Operating Temperature.....	-55°C to +125°C
Storage Temperature.....	-65°C to +150°C
Voltage on Any Pin with Respect to Ground	-1.0V to +7.0V
Maximum Operating Voltage	6.6V
Output Current.....	15.0 mA

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Characteristics

values shown in this table are valid for T_A = -40°C to 85°C and V_{CC} = 4.0V to 5.5V, unless otherwise noted.

Symbol	Parameter	Condition	Min	Max	Units
	Input Low Voltage	(Except E _A)	-0.5	0.2 V _{CC} -0.1	V
	Input Low Voltage (E _A)		-0.5	0.2 V _{CC} -0.3	V
	Input High Voltage	(Except XTAL1, RST)	0.2 V _{CC} +0.9	V _{CC} +0.5	V
	Input High Voltage	(XTAL1, RST)	0.7 V _{CC}	V _{CC} +0.5	V
	Output Low Voltage ⁽¹⁾ (Ports 1,2,3)	I _{OL} = 1.6 mA		0.45	V
	Output Low Voltage ⁽¹⁾ (Port 0, ALE, PSEN)	I _{OL} = 3.2 mA		0.45	V
	Output High Voltage (Ports 1,2,3, ALE, PSEN)	I _{OH} = -60 µA, V _{CC} = 5V ± 10%	2.4		V
		I _{OH} = -25 µA	0.75 V _{CC}		V
		I _{OH} = -10 µA	0.9 V _{CC}		V
	Output High Voltage (Port 0 in External Bus Mode)	I _{OH} = -800 µA, V _{CC} = 5V ± 10%	2.4		V
		I _{OH} = -300 µA	0.75 V _{CC}		V
		I _{OH} = -80 µA	0.9 V _{CC}		V
	Logical 0 Input Current (Ports 1,2,3)	V _{IN} = 0.45V		-50	µA
	Logical 1 to 0 Transition Current (Ports 1,2,3)	V _{IN} = 2V, V _{CC} = 5V ± 10%		-650	µA
	Input Leakage Current (Port 0, E _A)	0.45 < V _{IN} < V _{CC}		±10	µA
T	Reset Pulldown Resistor		50	300	KΩ
	Pin Capacitance	Test Freq. = 1 MHz, T _A = 25°C		10	pF
	Power Supply Current	Active Mode, 12 MHz		25	mA
		Idle Mode, 12 MHz		6.5	mA
	Power-down Mode ⁽²⁾	V _{CC} = 5.5V		50	µA

- Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:
Maximum I_{OL} per port pin: 10 mA
Maximum I_{OL} per 8-bit port:
Port 0: 26 mA Ports 1, 2, 3: 15 mA
Maximum total I_{OL} for all output pins: 71 mA
If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- Minimum V_{CC} for Power-down is 2V.

Characteristics


Under operating conditions, load capacitance for Port 0, ALE/PROG, and PSEN = 100 pF; load capacitance for all other ports = 80 pF.

Internal Program and Data Memory Characteristics


Symbol	Parameter	12 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	
f _{OSC}	Oscillator Frequency			0	33	MHz
t _{PL}	ALE Pulse Width	127		2t _{CLCL} -40		ns
t _{AL}	Address Valid to ALE Low	43		t _{CLCL} -25		ns
t _{AK}	Address Hold After ALE Low	48		t _{CLCL} -25		ns
t _{ALV}	ALE Low to Valid Instruction In		233		4t _{CLCL} -65	ns
t _{ALP}	ALE Low to PSEN Low	43		t _{CLCL} -25		ns
t _{PSW}	PSEN Pulse Width	205		3t _{CLCL} -45		ns
t _{PSV}	PSEN Low to Valid Instruction In		145		3t _{CLCL} -60	ns
t _{PIH}	Input Instruction Hold After PSEN	0		0		ns
t _{PIF}	Input Instruction Float After PSEN		59		t _{CLCL} -25	ns
t _{PSA}	PSEN to Address Valid	75		t _{CLCL} -8		ns
t _{AVI}	Address to Valid Instruction In		312		5t _{CLCL} -80	ns
t _{PSF}	PSEN Low to Address Float		10		10	ns
t _{RDW}	RD Pulse Width	400		6t _{CLCL} -100		ns
t _{WRW}	WR Pulse Width	400		6t _{CLCL} -100		ns
t _{RDV}	RD Low to Valid Data In		252		5t _{CLCL} -90	ns
t _{DH}	Data Hold After RD	0		0		ns
t _{DF}	Data Float After RD		97		2t _{CLCL} -28	ns
t _{ALV2}	ALE Low to Valid Data In		517		8t _{CLCL} -150	ns
t _{AVD}	Address to Valid Data In		585		9t _{CLCL} -165	ns
t _{ALWR}	ALE Low to RD or WR Low	200	300	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AWR}	Address to RD or WR Low	203		4t _{CLCL} -75		ns
t _{DVWR}	Data Valid to WR Transition	23		t _{CLCL} -30		ns
t _{DVWRH}	Data Valid to WR High	433		7t _{CLCL} -130		ns
t _{DHWR}	Data Hold After WR	33		t _{CLCL} -25		ns
t _{RDFA}	RD Low to Address Float		0		0	ns
t _{RDWRH}	RD or WR High to ALE High	43	123	t _{CLCL} -25	t _{CLCL} +25	ns




Internal Program Memory Read Cycle




Internal Data Memory Read Cycle



ternal Data Memory Write Cycle



ernal Clock Drive Waveforms



ernal Clock Drive

bol	Parameter	Min	Max	Units
CL	Oscillator Frequency	0	33	MHz
	Clock Period	30		ns
	High Time	12		ns
	Low Time	12		ns
	Rise Time		5	ns
	Fall Time		5	ns




Serial Port Timing: Shift Register Mode Test Conditions


values in this table are valid for $V_{CC} = 4.0V$ to $5.5V$ and Load Capacitance = 80 pF .

Symbol	Parameter	12 MHz Osc		Variable Oscillator		Units
		Min	Max	Min	Max	
t _{CLK}	Serial Port Clock Cycle Time	1.0		12t _{CLCL}		μs
t _{CH}	Output Data Setup to Clock Rising Edge	700		10t _{CLCL} -133		ns
t _X	Output Data Hold After Clock Rising Edge	50		2t _{CLCL} -80		ns
t _X	Input Data Hold After Clock Rising Edge	0		0		ns
t _V	Clock Rising Edge to Input Data Valid		700		10t _{CLCL} -133	ns

16-bit Register Mode Timing Waveforms



Testing Input/Output Waveforms⁽¹⁾



1. AC Inputs during testing are driven at $V_{CC} - 0.5V$ for a logic 1 and $0.45V$ for a logic 0. Timing measurements are made at V_{IH} min. for a logic 1 and V_{IL} max. for a logic 0.

it Waveforms⁽¹⁾



1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs.

dering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
24	4.0V to 5.5V	AT89S51-24AC	44A	Commercial (0°C to 70°C)
		AT89S51-24JC	44J	
		AT89S51-24PC	40P6	
		AT89S51-24AI	44A	Industrial (-40°C to 85°C)
		AT89S51-24JI	44J	
		AT89S51-24PI	40P6	
33	4.5V to 5.5V	AT89S51-33AC	44A	Commercial (0°C to 70°C)
		AT89S51-33JC	44J	
		AT89S51-33PC	40P6	


 = Preliminary Availability

Package Type	
	44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)
	44-lead, Plastic J-leaded Chip Carrier (PLCC)
	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)




ckaging Information

44A, 44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
 Dimensions in Millimeters and (Inches)*




44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC)
 Dimensions in Inches and (Millimeters)



Controlling dimension: millimeters

0P6, 40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)
 Dimensions in Inches and (Millimeters)
 DEC STANDARD MS-011 AC





Atmel Headquarters

Corporate Headquarters
325 Orchard Parkway
San Jose, CA 95131
TEL (408) 441-0311
FAX (408) 487-2600

Atmel Europe
Atmel SarL
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
TEL (41) 26-426-5555
FAX (41) 26-426-5500

Atmel Asia, Ltd.
Room 1219
Hinachem Golden Plaza
7 Mody Road Tsimhatsui
Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369

Atmel Japan K.K.
1-1, Tonetsu Shinkawa Bldg.
24-8 Shinkawa
Nishi-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581

Atmel Product Operations

Atmel Colorado Springs
1150 E. Cheyenne Min. Blvd.
Colorado Springs, CO 80908
TEL (719) 576-3300
FAX (719) 540-1759

Atmel Grenoble
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
TEL (33) 4-7658-3000
FAX (33) 4-7658-3480

Atmel Heilbronn
Theresienstrasse 2
POB 3535
D-74025 Heilbronn, Germany
TEL (49) 71 31 67 25 94
FAX (49) 71 31 67 24 23

Atmel Nantes
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
TEL (33) 0 2 40 18 18 18
FAX (33) 0 2 40 18 19 60

Atmel Rousset
Zone Industrielle
13106 Rousset Cedex, France
TEL (33) 4-4253-6000
FAX (33) 4-4253-6001

Atmel Smart Card ICs
Scottish Enterprise Technology Park
East Kilbride, Scotland G75 0QR
TEL (44) 1355-357-000
FAX (44) 1355-242-743

e-mail
literature@atmel.com

Web Site
<http://www.atmel.com>

Atmel Corporation 2001.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty as detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors that may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

® is the registered trademark of Atmel.

® is the registered trademark of Intel Corporation. Terms and product names in this document may be trademarks of others.



Printed on recycled paper.

2437A-10/01/xM

RS

Data Sheet

Light dependent resistors

NORP12 RS stock number 651-507
NSL19-M51 RS stock number 596-141

Two cadmium sulphide (cdS) photoconductive cells with spectral responses similar to that of the human eye. The cell resistance falls with increasing light intensity. Applications include smoke detection, automatic lighting control, batch counting and burglar alarm systems.

Guide to source illuminations

Light source	Illumination (Lux)
Moonlight	0.1
60W bulb at 1m	50
1W MES bulb at 0.1m	100
Fluorescent lighting	500
Bright sunlight	30,000

Circuit symbol

Light memory characteristics

Light dependent resistors have a particular property in that they remember the lighting conditions in which they have been stored. This memory effect can be minimised by storing the LDRs in light prior to use. Light storage reduces equilibrium time to reach steady resistance values.

NORP12 (RS stock no. 651-507)

Absolute maximum ratings	
Voltage, ac or dc peak	320V
Current	75mA
Power dissipation at 30°C	250mW
Operating temperature range	-60°C to +75°C

Electrical characteristics

T_A = 25°C, 2854°K tungsten light source

Parameter	Conditions	Min.	Typ.	Max.	Units
Cell resistance	1000 lux	-	400	-	Ω
	10 lux	-	9	-	kΩ
Dark resistance	-	1.0	-	-	MΩ
Dark capacitance	-	-	3.5	-	pF
Rise time 1	1000 lux	-	2.8	-	ms
	10 lux	-	18	-	ms
Fall time 2	1000 lux	-	48	-	ms
	10 lux	-	120	-	ms

1. Dark to 110% R_L
2. To 10 × R_L
- R_L = photocell resistance under given illumination.

Features

- Wide spectral response
- Low cost
- Wide ambient temperature range




Figure 1 Power dissipation derating






Figure 3 Resistance as a function of illumination



*1Ftc=10,764 lumens

Figure 2 Spectral response



Absolute maximum ratings

Voltage, ac or dc peak _____ 100V
Current _____ 5mA
Power dissipation at 25°C _____ 50mW*
Operating temperature range _____ -25°C +75°C

*Derate linearly from 50mW at 25°C to 0W at 75°C.

Electrical characteristics

Parameter	Conditions	Min.	Typ.	Max.	Units
Cell resistance	10 lux	20	-	100	kΩ
	100 lux	-	5	-	kΩ
Dark resistance	10 lux after 10 sec	20	-	-	MΩ
Spectral response	-	-	550	-	nm
Rise time	10ftc	-	45	-	ms
Fall time	10ftc	-	55	-	ms






Figure 5 Spectral response



Typical application circuits

Figure 6 Sensitive light operated relay





Figure 9 Logarithmic law photographic light meter



Typical value $R^1 = 100k\Omega$
 $R^2 = 200k\Omega$ preset to give two overlapping ranges.
(Calibration should be made against an accurate meter.)

Figure 7 Light interruption detector






Figure 6 relay energised when light level drops below the level set by VR₁

Figure 8 Automatic light circuit



Just turn-on point with VR₁

Figure 10 Extremely sensitive light operated relay



(Relay energised when light exceeds preset level.)
Incorporates a balancing bridge and op-amp. R₁ and NORP12 may be interchanged for the reverse function.

Information provided in RS technical literature is believed to be accurate and reliable; however, RS Components assumes no responsibility for inaccuracies, omissions, or for the use of this information, and all use of such information shall be entirely at the user's own risk. Possibility is assumed by RS Components for any infringements of patents or other rights of third parties which may result from its use. Conditions shown in RS Components technical literature are subject to change without notice.

LM386

Low Voltage Audio Power Amplifier

General Description

The LM386 is a power amplifier designed for use in low voltage consumer applications. The gain is internally set to 20 to keep external part count low, but the addition of an external resistor and capacitor between pins 1 and 8 will increase the gain to any value from 20 to 200.

The inputs are ground referenced while the output automatically biases to one-half the supply voltage. The quiescent power drain is only 24 milliwatts when operating from a 6 volt supply, making the LM386 ideal for battery operation.


Features

- Battery operation
- Minimum external parts
- Wide supply voltage range: 4V–12V or 5V–18V
- Low quiescent current drain: 4mA
- Voltage gains from 20 to 200
- Ground referenced input
- Self-centering output quiescent voltage
- Low distortion: 0.2% ($A_v = 20$, $V_E = 6V$, $R_L = 8\Omega$, $P_O = 125mW$, $f = 1kHz$)
- Available in 8 pin MSOP package


Applications

- AM-FM radio amplifiers
- Portable tape player amplifiers
- Intercoms
- TV sound systems
- Line drivers
- Ultrasonic drivers
- Small servo drivers
- Power converters

Equivalent Schematic and Connection Diagrams



Small Outline,
Molded Mini Small Outline,
and Dual-In-Line Packages



Top View
Order Number LM386M-1,
LM386MM-1, LM386N-1,
LM386N-3 or LM386N-4
See NS Package Number
M08A, MUA08A or N08E

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	
(LM386N-1, -3, LM386M-1)	15V
Supply Voltage (LM386N-4)	22V
Package Dissipation (Note 3)	
(LM386N)	1.25W
(LM386M)	0.73W
(LM386MM-1)	0.595W
Input Voltage	±0.4V
Storage Temperature	-65°C to +150°C
Operating Temperature	0°C to +70°C
Junction Temperature	+150°C
Soldering Information	

Dual-In-Line Package	
Soldering (10 sec)	+260°C
Small Outline Package (SOIC and MSOP)	
Vapor Phase (60 sec)	+215°C
Infrared (15 sec)	+220°C
See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.	
Thermal Resistance	
θ_{JC} (DIP)	37°C/W
θ_{JA} (DIP)	107°C/W
θ_{JC} (SO Package)	35°C/W
θ_{JA} (SO Package)	172°C/W
θ_{JA} (MSOP)	210°C/W
θ_{JC} (MSOP)	56°C/W

Electrical Characteristics (Notes 1, 2)

T_A = 25°C

Parameter	Conditions	Min	Typ	Max	Units
Operating Supply Voltage (V _S)					
LM386N-1, -3, LM386M-1, LM386MM-1		4		12	V
LM386N-4		5		18	V
Quiescent Current (I _Q)	V _S = 6V, V _{IN} = 0		4	8	mA
Output Power (P _{OUT})					
LM386N-1, LM386M-1, LM386MM-1	V _S = 6V, R _L = 8Ω, THD = 10%	250	325		mW
LM386N-3	V _S = 9V, R _L = 8Ω, THD = 10%	500	700		mW
LM386N-4	V _S = 18V, R _L = 32Ω, THD = 10%	700	1000		mW
Voltage Gain (A _V)	V _S = 6V, f = 1 kHz		28		dB
	10 μF from Pin 1 to 8		46		dB
Bandwidth (BW)	V _S = 6V, Pins 1 and 8 Open		300		kHz
Total Harmonic Distortion (THD)	V _S = 6V, R _L = 8Ω, P _{OUT} = 125 mW		0.2		%
	f = 1 kHz, Pins 1 and 8 Open				
Power Supply Rejection Ratio (PSRR)	V _S = 6V, f = 1 kHz, C _{BYPASS} = 10 μF		50		dB
	Pins 1 and 8 Open, Referred to Output				
Input Resistance (R _{IN})			50		kΩ
Input Bias Current (I _{BMS})	V _S = 6V, Pins 2 and 3 Open		250		nA

Note 1: All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 3: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and 1) a thermal resistance of 107°C/W junction to ambient for the dual-in-line package and 2) a thermal resistance of 170°C/W for the small outline package.

Application Hints

GAIN CONTROL

To make the LM386 a more versatile amplifier, two pins (1 and 8) are provided for gain control. With pins 1 and 8 open the 1.35 k Ω resistor sets the gain at 20 (26 dB). If a capacitor is put from pin 1 to 8, bypassing the 1.35 k Ω resistor, the gain will go up to 200 (46 dB). If a resistor is placed in series with the capacitor, the gain can be set to any value from 20 to 200. Gain control can also be done by capacitively coupling a resistor (or FET) from pin 1 to ground.

Additional external components can be placed in parallel with the internal feedback resistors to tailor the gain and frequency response for individual applications. For example, we can compensate poor speaker bass response by frequency shaping the feedback path. This is done with a series C from pin 1 to 5 (paralleling the internal 15 k Ω resistor), or 6 dB effective bass boost: $R = 15 \text{ k}\Omega$, the lowest value for good stable operation is $R = 10 \text{ k}\Omega$ if pin 8 is open. If pins 1 and 8 are bypassed then R as low as 2 k Ω can be used. This restriction is because the amplifier is only compensated for closed-loop gains greater than 9.


INPUT BIASING

The schematic shows that both inputs are biased to ground with a 50 k Ω resistor. The base current of the input transistors is about 250 nA, so the inputs are at about 12.5 mV when left open. If the dc source resistance driving the LM386 is higher than 250 k Ω it will contribute very little additional offset (about 2.5 mV at the input, 50 mV at the output). If the dc source resistance is less than 10 k Ω , then shorting the unused input to ground will keep the offset low (about 2.5 mV at the input, 50 mV at the output). For dc source resistances between these values we can eliminate excess offset by putting a resistor from the unused input to ground, equal in value to the dc source resistance. Of course all offset problems are eliminated if the input is capacitively coupled.


When using the LM386 with higher gains (bypassing the 1.35 k Ω resistor between pins 1 and 8) it is necessary to bypass the unused input, preventing degradation of gain and possible instabilities. This is done with a 0.1 μ F capacitor or a short to ground depending on the dc source resistance on the driven input.

Typical Performance Characteristics


Quiescent Supply Current vs Supply Voltage




Power Supply Rejection Ratio (Referred to the Output) vs Frequency




Peak-to-Peak Output Voltage Swing vs Supply Voltage




Voltage Gain vs Frequency




Distortion vs Frequency




Distortion vs Output Power




Device Dissipation vs Output Power—4Ω Load



Device Dissipation vs Output Power—8Ω Load




Device Dissipation vs Output Power—16Ω Load




Typical Applications

LM386


Amplifier with Gain = 20
Minimum Parts




Amplifier with Gain = 200




Amplifier with Gain = 50




Low Distortion Power Wienbridge Oscillator





Amplifier with Bass Boost




Square Wave Oscillator



Typical Applications (Continued)




- Note 4: Twist Supply lead and supply ground very tightly.
- Note 5: Twist speaker lead and ground very tightly.
- Note 6: Ferrite bead in Ferroxcube K5-001-001/3B with 3 turns of wire.
- Note 7: R1C1 band limits input signals
- Note 8: All components must be spaced very closely to IC.




SO Package (M)
Order Number LM386M-1
NS Package Number M06A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



8-Lead (0.118" Wide) Molded Mini Small Outline Package
Order Number LM386MM-1
NS Package Number MUA08A



Dual-In-Line Package (N)
Order Number LM386N-1, LM386N-3 or LM386N-4
NS Package Number N08E

≡ SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL MANAGER OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor
Corporation
Americas
Tel: 1-800-272-0959
Fax: 1-900-737-7018
Email: support@nsc.com
nsc.com

National Semiconductor
Europe
Fax: +49 (0) 180-530 85 88
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9506 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 6750

National Semiconductor
Asia Pacific Customer
Response Group
Tel: 65-2544400
Fax: 65-2504488
Email: ap.support@nsc.com

National Semiconductor
Japan Ltd.
Tel: 81 3 6630-7580
Fax: 81 3 6630-7507

DATA SHEET



PCF8591

8-bit A/D and D/A converter

Product specification
Supersedes data of 1997 Apr 02
File under Integrated Circuits, IC12

1998 Jul 02



8-bit A/D and D/A converter**PCF8591****CONTENTS**

FEATURES

APPLICATIONS

GENERAL DESCRIPTION

ORDERING INFORMATION

BLOCK DIAGRAM

PINNING

FUNCTIONAL DESCRIPTION

- 1 Addressing
- 2 Control byte
- 3 D/A conversion
- 1 A/D conversion
- 3 Reference voltage
- 3 Oscillator

CHARACTERISTICS OF THE I²C-BUS

Bit transfer

- 1 Start and stop conditions

- 1 System configuration

Acknowledge

I²C-bus protocol

LIMITING VALUES

HANDLING

DC CHARACTERISTICS

D/A CHARACTERISTICS

A/D CHARACTERISTICS

AC CHARACTERISTICS

APPLICATION INFORMATION

PACKAGE OUTLINES

SOLDERING

- 1 Introduction
- 2 DIP
 - 2.1 Soldering by dipping or by wave
 - 2.2 Repairing soldered joints
- 1 SO
 - 1.1 Reflow soldering
 - 1.2 Wave soldering
 - 1.3 Repairing soldered joints

DEFINITIONS

LIFE SUPPORT APPLICATIONS

PURCHASE OF PHILIPS I²C COMPONENTS

8-bit A/D and D/A converter

PCF8591

FEATURES

- Single power supply
- Operating supply voltage 2.5 V to 6 V
- Low standby current
- Serial input/output via I²C-bus
- Address by 3 hardware address pins
- Sampling rate given by I²C-bus speed
- 4 analog inputs programmable as single-ended or differential inputs
- Auto-incremented channel selection
- Analog voltage range from V_{SS} to V_{DD}
- On-chip track and hold circuit
- 8-bit successive approximation A/D conversion
- Multiplying DAC with one analog output.

APPLICATIONS

- Closed loop control systems
- Low power converter for remote data acquisition
- Battery operated equipment
- Acquisition of analog values in automotive, audio and TV applications.



3 GENERAL DESCRIPTION

The PCF8591 is a single-chip, single-supply low power 8-bit CMOS data acquisition device with four analog inputs, one analog output and a serial I²C-bus interface. Three address pins A0, A1 and A2 are used for programming the hardware address, allowing the use of up to eight devices connected to the I²C-bus without additional hardware. Address, control and data to and from the device are transferred serially via the two-line bidirectional I²C-bus.

The functions of the device include analog input multiplexing, on-chip track and hold function, 8-bit analog-to-digital conversion and an 8-bit digital-to-analog conversion. The maximum conversion rate is given by the maximum speed of the I²C-bus.

ORDERING INFORMATION

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
PCF8591P	DIP16	plastic dual in-line package; 16 leads (300 mil); long body	SOT38-1
PCF8591T	SO16	plastic small outline package; 16 leads; body width 7.5 mm	SOT162-1

5 BLOCK DIAGRAM





Fig.1 Block diagram.

8-bit A/D and D/A converter

PCF8591

PINNING

SYMBOL	PIN	DESCRIPTION
AIN0	1	analog inputs (A/D converter)
AIN1	2	
AIN2	3	
AIN3	4	
A0	5	hardware address
A1	6	
A2	7	
VSS	8	
VSS	8	negative supply voltage
DA	9	I ² C-bus data input/output
CL	10	I ² C-bus clock input
SC	11	oscillator input/output
XT	12	external/internal switch for oscillator input
GND	13	analog ground
VREF	14	voltage reference input
DOUT	15	analog output (D/A converter)
VDD	16	positive supply voltage




8-bit A/D and D/A converter

PCF8591

FUNCTIONAL DESCRIPTION

1 Addressing

Each PCF8591 device in an I²C-bus system is activated by sending a valid address to the device. The address consists of a fixed part and a programmable part. The programmable part must be set according to the address pins A0, A1 and A2. The address always has to be sent as the first byte after the start condition in the I²C-bus protocol. The last bit of the address byte is the read/write-bit which sets the direction of the following data transfer (see Figs 3, 15 and 16).



7.2 Control byte

The second byte sent to a PCF8591 device will be stored in its control register and is required to control the device function.

The upper nibble of the control register is used for enabling the analog output, and for programming the analog inputs as single-ended or differential inputs. The lower nibble selects one of the analog input channels defined by the upper nibble (see Fig.4). If the auto-increment flag is set the channel number is incremented automatically after each A/D conversion.

If the auto-increment mode is desired in applications where the internal oscillator is used, the analog output enable flag in the control byte (bit 6) should be set. This allows the internal oscillator to run continuously, thereby preventing conversion errors resulting from oscillator start-up delay. The analog output enable flag may be reset at other times to reduce quiescent power consumption.

The selection of a non-existing input channel results in the highest available channel number being allocated. Therefore, if the auto-increment flag is set, the next selected channel will be always channel 0. The most significant bits of both nibbles are reserved for future functions and have to be set to 0. After a Power-on reset condition all bits of the control register are reset to 0. The D/A converter and the oscillator are disabled for power saving. The analog output is switched to a high-impedance state.

8-bit A/D and D/A converter

PCF8591




Fig.4 Control byte.

8-bit A/D and D/A converter

PCF8591

3 D/A conversion

The third byte sent to a PCF8591 device is stored in the AC data register and is converted to the corresponding analog voltage using the on-chip D/A converter. This D/A converter consists of a resistor divider chain connected to an external reference voltage with 256 taps and selection switches. The tap-decoder switches one of these taps to the DAC output line (see Fig.5).

The analog output voltage is buffered by an auto-zeroed unity gain amplifier. This buffer amplifier may be switched on or off by setting the analog output enable flag of the control register. In the active state the output voltage is held until a further data byte is sent.

The on-chip D/A converter is also used for successive approximation A/D conversion. In order to release the DAC for an A/D conversion cycle the unity gain amplifier is equipped with a track and hold circuit. This circuit holds the output voltage while executing the A/D conversion.

The output voltage supplied to the analog output AOUT is given by the formula shown in Fig.6. The waveforms of a D/A conversion sequence are shown in Fig.7.




Fig.5 DAC resistor divider chain.

8-bit A/D and D/A converter

PCF8591




Fig.6 DAC data and DC conversion characteristics.




Fig.7 D/A conversion sequence.

8-bit A/D and D/A converter

PCF8591

4 A/D conversion

The A/D converter makes use of the successive approximation conversion technique. The on-chip D/A converter and a high-gain comparator are used temporarily during an A/D conversion cycle.

An A/D conversion cycle is always started after sending a valid read mode address to a PCF8591 device. The A/D conversion cycle is triggered at the trailing edge of the knowledge clock pulse and is executed while transmitting the result of the previous conversion (see Fig. 8).

Once a conversion cycle is triggered an input voltage sample of the selected channel is stored on the chip and is converted to the corresponding 8-bit binary code. Samples picked up from differential inputs are converted to an 8-bit two's complement code (see Figs 9 and 10).

The conversion result is stored in the ADC data register and awaits transmission. If the auto-increment flag is set the next channel is selected.

The first byte transmitted in a read cycle contains the conversion result code of the previous read cycle. After a Power-on reset condition the first byte read is a hexadecimal 80. The protocol of an I²C-bus read cycle is shown in Chapter 8, Figs 15 and 16.

The maximum A/D conversion rate is given by the actual speed of the I²C-bus.




Fig.8 A/D conversion sequence.

8-bit A/D and D/A converter

PCF8591




Fig.9 A/D conversion characteristics of single-ended inputs.




Fig.10 A/D conversion characteristics of differential inputs.

8-bit A/D and D/A converter

PCF8591

5 Reference voltage

For the D/A and A/D conversion either a stable external voltage reference or the supply voltage has to be applied to the resistor divider chain (pins V_{REF} and AGND). The AGND pin has to be connected to the system analog ground and may have a DC off-set with reference to V_{SS} .

A low frequency may be applied to the V_{REF} and AGND pins. This allows the use of the D/A converter as a one-quadrant multiplier; see Chapter 15 and Fig.6.

The A/D converter may also be used as a one or two quadrant analog divider. The analog input voltage is divided by the reference voltage. The result is converted to binary code. In this application the user has to keep the reference voltage stable during the conversion cycle.

7.6 Oscillator

An on-chip oscillator generates the clock signal required for the A/D conversion cycle and for refreshing the auto-zeroed buffer amplifier. When using this oscillator the EXT pin has to be connected to V_{SS} . At the OSC pin the oscillator frequency is available.

If the EXT pin is connected to V_{DD} the oscillator output OSC is switched to a high-impedance state allowing the user to feed an external clock signal to OSC.

8-bit A/D and D/A converter

PCF8591

CHARACTERISTICS OF THE I²C-BUS

The I²C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

1 Bit transfer

The data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.




Fig.11 Bit transfer.

Start and stop conditions

When data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH, is defined as the stop condition (P).




Fig.12 Definition of START and STOP condition.

8-bit A/D and D/A converter

PCF8591

3 System configuration

A device generating a message is a 'transmitter', a device receiving a message is the 'receiver'. The device that controls a message is the 'master' and the devices which are controlled by the master are the 'slaves'.




Fig.13 System configuration.

Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each data byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master also generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. A master receiver must signal an end of data to the transmitter by *not* generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




Fig.14 Acknowledgement on the I²C-bus.

8-bit A/D and D/A converter

PCF8591

5 I²C-bus protocol

ter a start condition a valid hardware address has to be sent to a PCF8591 device. The read/write bit defines the
ection of the following single or multiple byte data transfer. For the format and the timing of the start condition (S), the
op condition (P) and the acknowledge bit (A) refer to the I²C-bus characteristics. In the write mode a data transfer is
minated by sending either a stop condition or the start condition of the next data transfer.




Fig.15 Bus protocol for write mode, D/A conversion.




Fig.16 Bus protocol for read mode, A/D conversion.

8-bit A/D and D/A converter

PCF8591

LIMITING VALUES
accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_{DD}	supply voltage (pin 16)	-0.5	+8.0	V
V_i	input voltage (any input)	-0.5	$V_{DD} + 0.5$	V
I_i	DC input current	-	± 10	mA
I_o	DC output current	-	± 20	mA
I_{DD}, I_{SS}	V_{DD} or V_{SS} current	-	+50	mA
P_{tot}	total power dissipation per package	-	300	mW
P_o	power dissipation per output	-	100	mW
T_{mb}	operating ambient temperature	-40	+85	°C
T_g	storage temperature	-65	+150	°C

HANDLING
Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is advisable to take precautions appropriate to handling MOS devices. Advice can be found in Data Handbook IC12 under *Handling MOS Devices*.

8-bit A/D and D/A converter

PCF8591

DC CHARACTERISTICS

$V_{DD} = 2.5\text{ V to }6\text{ V}$; $V_{SS} = 0\text{ V}$; $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply						
V_{DD}	supply voltage (operating)		2.5	–	6.0	V
I_D	supply current					
	standby	$V_I = V_{SS}$ or V_{DD} ; no load	–	1	15	μA
	operating, AOUT off	$f_{SCL} = 100\text{ kHz}$	–	125	250	μA
	operating, AOUT active	$f_{SCL} = 100\text{ kHz}$	–	0.45	1.0	mA
POR	Power-on reset level	note 1	0.8	–	2.0	V
Digital inputs/output: SCL, SDA, A0, A1, A2						
V_L	LOW level input voltage		0	–	$0.3 \times V_{DD}$	V
V_H	HIGH level input voltage		$0.7 \times V_{DD}$	–	V_{DD}	V
	leakage current					
	A0, A1, A2	$V_I = V_{SS}$ to V_{DD}	–250	–	+250	nA
	SCL, SDA	$V_I = V_{SS}$ to V_{DD}	–1	–	+1	μA
	input capacitance		–	–	5	pF
	LOW level SDA output current	$V_{OL} = 0.4\text{ V}$	3.0	–	–	mA
Reference voltage inputs						
V_{REF}	reference voltage	$V_{REF} > V_{AGND}$; note 2	$V_{SS} + 1.6$	–	V_{DD}	V
GND	analog ground voltage	$V_{REF} > V_{AGND}$; note 2	V_{SS}	–	$V_{DD} - 0.8$	V
	input leakage current		–250	–	+250	nA
R_{EF}	input resistance	pins V_{REF} and AGND	–	100	–	k Ω
Oscillator: OSC, EXT						
	input leakage current		–	–	250	nA
f_C	oscillator frequency		0.75	–	1.25	MHz

85

The power on reset circuit resets the I²C-bus logic when V_{DD} is less than V_{POR} .
A further extension of the range is possible, if the following conditions are fulfilled:

$$\frac{V_{REF} + V_{AGND}}{2} \geq 0.8\text{ V}, V_{DD} - \frac{V_{REF} + V_{AGND}}{2} \geq 0.4\text{ V}$$

8-bit A/D and D/A converter

PCF8591

D/A CHARACTERISTICS

$V_{DD} = 5.0\text{ V}$; $V_{SS} = 0\text{ V}$; $V_{REF} = 5.0\text{ V}$; $V_{AGND} = 0\text{ V}$; $R_L = 10\text{ k}\Omega$; $C_L = 100\text{ pF}$; $T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Analog output						
V _{OA}	output voltage	no resistive load	V_{SS}	—	V_{DD}	V
		$R_L = 10\text{ k}\Omega$	V_{SS}	—	$0.9 \times V_{DD}$	V
I _O	output leakage current	AOUT disabled	—	—	250	nA
Accuracy						
S _e	offset error	$T_{amb} = 25\text{ }^{\circ}\text{C}$	—	—	50	mV
	linearity error		—	—	± 1.5	LSB
%	gain error	no resistive load	—	—	1	%
t _{AC}	settling time	to $\frac{1}{2}$ LSB full scale step	—	—	90	μs
f _{AC}	conversion rate		—	—	11.1	kHz
SNRR	supply noise rejection ratio	$f = 100\text{ Hz}$; $V_{DDN} = 0.1 \times V_{PP}$	—	40	—	dB



A/D CHARACTERISTICS

$V_{DD} = 5.0\text{ V}$; $V_{SS} = 0\text{ V}$; $V_{REF} = 5.0\text{ V}$; $V_{AGND} = 0\text{ V}$; $R_S = 10\text{ k}\Omega$; $T_{amb} = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Analog inputs						
V _I	analog input voltage		V_{SS}	—	V_{DD}	V
I _I	analog input leakage current		—	—	100	nA
C _I	analog input capacitance		—	10	—	pF
C _D	differential input capacitance		—	10	—	pF
	single-ended voltage	measuring range	V_{AGND}	—	V_{REF}	V
	differential voltage	measuring range; $V_{FS} = V_{REF} - V_{AGND}$	$-\frac{V_{FS}}{2}$	—	$+\frac{V_{FS}}{2}$	V
Accuracy						
S _e	offset error	$T_{amb} = 25\text{ }^{\circ}\text{C}$	—	—	20	mV
	linearity error		—	—	± 1.5	LSB
	gain error		—	—	1	%
%	small-signal gain error	$\Delta V_i = 16\text{ LSB}$	—	—	5	%
CMRR	common-mode rejection ratio		—	60	—	dB
SNRR	supply noise rejection ratio	$f = 100\text{ Hz}$; $V_{DDN} = 0.1 \times V_{PP}$	—	40	—	dB
t _{CONV}	conversion time		—	—	90	μs
f _{CONV}	sampling/conversion rate		—	—	11.1	kHz

8-bit A/D and D/A converter

PCF8591



8-bit A/D and D/A converter

PCF8591


1 AC CHARACTERISTICS

Timing values are valid within the operating supply voltage and ambient temperature range and reference to V_{IL} and V_{IH} with an input voltage swing of V_{SS} to V_{DD} .

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
C-bus timing (see Fig.19; note 1)					
CL	SCL clock frequency	—	—	100	kHz
P	tolerable spike width on bus	—	—	100	ns
UF	bus free time	4.7	—	—	μ s
U;STA	START condition set-up time	4.7	—	—	μ s
D;STA	START condition hold time	4.0	—	—	μ s
WL	SCL LOW time	4.7	—	—	μ s
WH	SCL HIGH time	4.0	—	—	μ s
	SCL and SDA rise time	—	—	1.0	μ s
	SCL and SDA fall time	—	—	0.3	μ s
D;DAT	data set-up time	250	—	—	ns
H;DAT	data hold time	0	—	—	ns
D;DAT	SCL LOW-to-data out valid	—	—	3.4	μ s
D;STO	STOP condition set-up time	4.0	—	—	μ s

10

A detailed description of the I²C-bus specification, with applications, is given in brochure "The I²C-bus and how to use it". This brochure may be ordered using the code 9398 393 40011.



8-bit A/D and D/A converter

PCF8591

5 APPLICATION INFORMATION

Inputs must be connected to V_{SS} or V_{DD} when not in use. Analog inputs may also be connected to AGND or V_{REF} . In order to prevent excessive ground and supply noise and to minimize cross-talk of the digital to analog signal paths the user has to design the printed-circuit board layout very carefully. Supply lines common to a PCF8591 device and noisy digital circuits and ground loops should be avoided. Decoupling capacitors ($>10\text{ }\mu\text{F}$) are recommended for power supply and reference voltage inputs.




Fig.20 Application diagram.


8-bit A/D and D/A converter

PCF8591

PACKAGE OUTLINES

P16: plastic dual in-line package; 16 leads (300 mil); long body

SOT38-1



MENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.7	0.51	3.7	1.40 1.14	0.53 0.38	0.32 0.23	21.8 21.4	6.48 6.20	2.54	7.62	3.9 3.4	8.25 7.80	9.5 8.3	0.254	2.2
inches	0.19	0.020	0.15	0.055 0.045	0.021 0.015	0.013 0.009	0.86 0.84	0.26 0.24	0.10	0.30	0.15 0.13	0.32 0.31	0.37 0.33	0.01	0.087

1) Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT38-1	050G08	MO-001AE				92-10-02 95-01-19

8-bit A/D and D/A converter

PCF8591

S16: plastic small outline package; 16 leads; body width 7.5 mm

SOT162-1



MENSIONS (inch dimensions are derived from the original mm dimensions)																		
JMIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.48 0.36	0.32 0.23	10.5 10.1	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.26	0.26	0.1	0.9 0.4	8° 0°
ches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.41 0.40	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.036 0.016	

(1) Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	BAJ			
SOT162-1	075E03	MS-013AA				95-01-24 97-05-22

8-bit A/D and D/A converter

PCF8591

SOLDERING**1 Introduction**

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for multilayered-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. For a more in-depth account of soldering ICs can be found in "Data Handbook IC26; Integrated Circuit Packages" (order code 9398 652 90011).

2 DIP**2.1 SOLDERING BY DIPPING OR BY WAVE**

The maximum permissible temperature of the solder is 270 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 10 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg\ max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

2.2 REPAIRING SOLDERED JOINTS

Use a low voltage soldering iron (less than 24 V) to the leads of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

SO**1 REFLOW SOLDERING**

Wave soldering techniques are suitable for all SO packages.

Wave soldering requires solder paste (a suspension of solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

17.3.2 WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

17.3.3 REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

8-bit A/D and D/A converter

PCF8591


1 DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

PURCHASE OF PHILIPS I²C COMPONENTS

	Purchase of Philips I ² C components conveys a license under the Philips' I ² C patent to use the components in the I ² C system provided the system conforms to the I ² C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.
--	---

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT132

Quad 2-input NAND Schmitt trigger

Product specification
File under Integrated Circuits, IC06

September 1993

Philips
Semiconductors



PHILIPS

Quad 2-input NAND Schmitt trigger

74HC/HCT132

FEATURES

- Output capability: standard
- I_{CC} category: SSI

GENERAL DESCRIPTION

The 74HC/HCT132 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT132 contain four 2-input NAND gates which accept standard input signals. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.

The gate switches at different points for positive and negative-going signals. The difference between the positive voltage V_{T+} and the negative voltage V_{T-} is defined as the hysteresis voltage V_H .

QUICK REFERENCE DATA

V_{DD} = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t _{PHL} / t _{PLH}	propagation delay nA, nB to nY	C _L = 15 pF; V _{CC} = 5 V	11	17	ns
C _I	input capacitance		3.5	3.5	pF
C _{PD}	power dissipation capacitance per gate	notes 1 and 2	24	20	pF

Notes

- C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:
f_i = input frequency in MHz
f_o = output frequency in MHz
Σ (C_L × V_{CC}² × f_o) = sum of outputs
C_L = output load capacitance in pF
V_{CC} = supply voltage in V
For HC the condition is V_i = GND to V_{CC}
For HCT the condition is V_i = GND to V_{CC} – 1.5 V

ORDERING INFORMATION

see "74HC/HCT/HCU/HCMOS Logic Package Information".

Quad 2-input NAND Schmitt trigger

74HC/HCT132

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 9, 12	1A to 4A	data inputs
2, 5, 10, 13	1B to 4B	data inputs
3, 6, 8, 11	1Y to 4Y	data outputs
7	GND	ground (0 V)
14	V _{CC}	positive supply voltage




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC logic symbol.




Fig.4 Functional diagram.




Fig.5 Logic diagram (one Schmitt trigger).

FUNCTION TABLE

INPUTS		OUTPUT
nA	nB	nY
L	L	H
L	H	H
H	L	H
H	H	L

- Notes
1. H = HIGH voltage level
L = LOW voltage level

APPLICATIONS

- Wave and pulse shapers
- Astable multivibrators
- Monostable multivibrators

Quad 2-input NAND Schmitt trigger

74HC/HCT132

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Transfer characteristics are given below.

Output capability: standard
I_{CC} category: SSI

Transfer characteristics for 74HC

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	T _{amb} (°C)								UNIT	TEST CONDITIONS	
		74HC									V _{CC} (V)	WAVEFORMS
		+25			-40 to +85		-40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
V _{T+}	positive-going threshold	0.7	1.18	1.5	0.7	1.5	0.7	1.5	V	2.0	Figs 6 and 7	
		1.7	2.38	3.15	1.7	3.15	1.7	3.15		4.5		
		2.1	3.14	4.2	2.1	4.2	2.1	4.2		6.0		
V _{T-}	negative-going threshold	0.3	0.63	1.0	0.3	1.0	0.3	1.0	V	2.0	Figs 6 and 7	
		0.9	1.67	2.2	0.9	2.2	0.9	2.2		4.5		
		1.2	2.26	3.0	1.2	3.0	1.2	3.0		6.0		
V _H	hysteresis (V _{T+} - V _{T-})	0.2	0.55	1.0	0.2	1.0	0.2	1.0	V	2.0	Figs 6 and 7	
		0.4	0.71	1.4	0.4	1.4	0.4	1.4		4.5		
		0.6	0.88	1.6	0.6	1.6	0.6	1.6		6.0		

AC CHARACTERISTICS FOR 74HC

V_{DD} = 0 V; t_p = t_r = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T _{amb} (°C)							UNIT	TEST CONDITIONS	
		74HC								V _{CC} (V)	WAVEFORMS
		+25			-40 TO +85		-40 TO +125				
		min.	typ.	max.	min.	max.	min.	max.			
t _{PLH} / t _{PLH}	propagation delay nA, nB to nY		36	125		155		190	ns	2.0	Fig.13
			13	25		31		38		4.5	
			10	21		26		32		6.0	
t _{HL} / t _{TLH}	output transition time		19	75		95		110	ns	2.0	Fig.13
			7	15		19		22		4.5	
			6	13		16		19		6.0	

Quad 2-input NAND Schmitt trigger

74HC/HCT132

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Transfer characteristics are given below.

Output capability: standard
I_{CC} category: SSI

Notes to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nA, nB	0.3

Transfer characteristics for 74HCT
Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	T _{amb} (°C)								UNIT	TEST CONDITIONS	
		74HCT									V _{CC} (V)	WAVEFORMS
		+25			-40 to +85		-40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
V _{T+}	positive-going threshold	1.2	1.41	1.9	1.2	1.9	1.2	1.9	V	4.5	Figs 6 and 7	
		1.4	1.59	2.1	1.4	2.1	1.4	2.1		5.5		
V _{T-}	negative-going threshold	0.5	0.85	1.2	0.5	1.2	0.5	1.2	V	4.5	Figs 6 and 7	
		0.6	0.99	1.4	0.6	1.4	0.6	1.4		5.5		
I _H	hysteresis (V _{T+} - V _{T-})	0.4	0.56	—	0.4	—	0.4	—	V	4.5	Figs 6 and 7	
		0.4	0.60	—	0.4	—	0.4	—		5.5		

C CHARACTERISTICS FOR 74HCT

ND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T _{amb} (°C)							UNIT	TEST CONDITIONS	
		74HCT								V _{CC} (V)	WAVEFORMS
		+25			-40 to +85		-40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
H _L / t _{PLH}	propagation delay nA, nB to nY		20	33		41		50	ns	4.5	Fig.13
H _L / t _{TLH}	output transition time		7	15		19		22	ns	4.5	Fig.13

Quad 2-input NAND Schmitt trigger

74HC/HCT132

TRANSFER CHARACTERISTIC WAVEFORMS




Fig.6 Transfer characteristic.




Fig.7 Waveforms showing the definition of V_{T+} , V_{T-} and V_H ; where V_{T+} and V_{T-} are between limits of 20% and 70%.




Fig.8 Typical HC transfer characteristics; $V_{CC} = 2$ V.




Fig.9 Typical HC transfer characteristics; $V_{CC} = 4.5$ V.




Fig.10 Typical HC transfer characteristics; $V_{CC} = 6$ V.




Fig.11 Typical HCT transfer characteristics; $V_{CC} = 4.5$ V.

Quad 2-input NAND Schmitt trigger

74HC/HCT132

Application information

The slow input rise and fall times cause additional power dissipation, this can be calculated using the following formula:

$$P_{ad} = f_i \times (t_r \times I_{CCA} + t_f \times I_{CCB}) \times V_{CC}$$

Where:

- P_{ad} = additional power dissipation (μW)
- f_i = input frequency (MHz)
- t_r = input rise time (ns); 10% – 90%
- t_f = input fall time (ns); 10% – 90%
- I_{CCA} = average additional supply current (μA)

Average I_{CCA} differs with positive or negative input transitions, as shown in Figs 14 and 15.




Fig.14 Average I_{CC} for HC Schmitt trigger devices; linear change of V_i between $0.1 V_{CC}$ to $0.9 V_{CC}$.




Fig.15 Average I_{CC} for HCT Schmitt trigger devices; linear change of V_i between $0.1 V_{CC}$ to $0.9 V_{CC}$.

C/HCT132 used in a relaxation oscillator circuit, see Fig.16.

HC: $f = \frac{1}{T} \approx \frac{1}{0.8 RC}$

HCT: $f = \frac{1}{T} \approx \frac{1}{0.67 RC}$




Fig.16 Relaxation oscillator using HC/HCT132.

See Application Information

values given are typical unless otherwise specified.

PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

Quad 2-input NAND Schmitt trigger

74HC/HCT132





Fig.12 Typical HCT transfer characteristics; $V_{CC} = 5.5\text{ V}$.

AC WAVEFORMS



(1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$;
HCT: $V_M = 1.3\text{ V}$; $V_I = \text{GND to } 3\text{ V}$.

Fig.13 Waveforms showing the input (nA, nB) to output (nY) propagation delays and the output transition times.